

Data sheet acquired from Harris Semiconductor SCHS058

# CD4076B Types

# CMOS 4-Bit D-Type Registers

High-Voltage Types (20-Volt Rating)

CD4076B types are four-bit registers consisting of D-type flip-flops that feature three-state outputs. Data Disable inputs are provided to control the entry of data into the flip-flops. When both Data Disable inputs are low, data at the D inputs are loaded into their respective flip-flops on the next positive transition of the clock input. Output Disable inputs are also provided. When the Output Disable inputs are both low, the normal logic states of the four outputs are available to the load. The outputs are disabled independently of the clock by a high logic level at either Output Disable input, and present a high impedance.

The CD4076B types are supplied in 16-lead ceramic dual-in-line packages (D and F suffixes), 16-lead dual-in-line plastic packages (Esuffix), and in chip form (H suffix).

pdf.dzsc.com


#### Features:

- Three-state outputs
- Input disabled without gating the clock
- Gated output control lines for enabling or disabling the outputs
- Standardized, symmetrical output
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin over full package temperature range:

1 V at V<sub>DD</sub> = 5 V 2 V at V<sub>DD</sub> = 10 V

2.5 V at VDD = 15 V


- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"



TERMINAL ASSIGNMENT

RECOMMENDED OPERATING CONDITIONS at TA = 25°C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	VDD	LIN	UNITS	
	(V)	Min.	Max.	
Supply Voltage Range (For TA=Full Package Temperature Range)		3	18	٧
	-5	200		
Data Setup Time, ts	10	80		ns
	15	60		
	5	200	- /	
Clock Pulse Width, tw	10	100	- 0	ns
	15	80	-	
	5	-01	3	
Clock Input Frequency, fCL	10	dc	6	MHz
	15		8	
W. Carlot	5	_	15	
Clock Input Rise or Fall Time, trCL,tfCL	10	_	5	μs
	15	_	5	
	5	120	-	
Reset Pulse Width, tW	10	50		ns
ο ο ο ο ο ο ο ο ο ο ο ο ο ο ο ο ο ο ο	15	40	· -	
	5	180	-	
ta Input Disable Setup Time, to	10	100	-	ns
4库一下	15	70	-	






Fig.1 — Typical output low (sink) current characteristics.




Fig.2 — Minimum output low (sink) current characteristics.





Fig.3 - Typical output high (source) current characteristics.


## CD4076B Types


### MAXIMUM RATINGS, Absolute-Maximum Values:

	DC SUPPLY-VOLTAGE RANGE, (VDD)
0.5V to +20V	Voltages referenced to VSS Terminal)
0.5V to V <sub>DD</sub> +0.5V	INPUT VOLTAGE RANGE, ALL INPUTS
	DC INPUT CURRENT, ANY ONE INPUT
	POWER DISSIPATION PER PACKAGE (PD):
500mW	For T <sub>A</sub> = -55°C to +100°C
	For T <sub>A</sub> = +100°C to +125°C
•	DEVICE DISSIPATION PER OUTPUT TRANSISTOR
	FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
	OPERATING-TEMPERATURE RANGE (TA)
65°C to +150°C	STORAGE TEMPERATURE RANGE (T <sub>stg</sub> )
•	LEAD TEMPERATURE (DURING SOLDERING):
±2650C	At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max



- Minimum output high (source) current characteristics.








Fig.7 - Typical transition time vs. load capacitance.


**Truth Table** 

		Data Input Disable		Data	Next State Output		
Reset	Clock	G1	G2	D	0		ı
7	х	х	Χ.	х	0		l
0	0	х	×	×	g.	NC	l
0		i	x	×	o o	NC	l
0		X7	1	×	٥,	NC	l
0		0	0	-1	-1		l
0	<b></b>	0	0	0.	0		l
0	1	×	х	×	Q	NC	l
0	~	×	x	x	Q	NC	١

When either Output Disable M or N is high, the outputs are disabled (high impedance state), however sequential operation of the flip flops is not affected

1 ≡ High Leve! 0 ≡ Low Leve!

X = Don't Care NC = No Change



vs. load capacitance (clock to Q).




Fig.8 - CD4076B logic diagram.

## CD4076B Types

# DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25°C, Input t<sub>f</sub>,t<sub>f</sub> = 20 ns, the control of the best leader of the control of

CHARACTERISTIC	TEST CONDITIONS		LIMITS			UNITS	1			
·		V <sub>DD</sub>	Min.	Тур.	Max.	1				
Propagation Delay Time: Clock to Q Output, tpHL, tpLH		5 10 15		300 125 90	600 250 180					
Reset, tPHL		5 10 15		230 100 75	460 200 150		en e			
3-State Output 1 or 0 to High Impedance, tpHZ, tpLZ	R <sub>L</sub> =1kΩ	59 10 15	ŧ	1 <b>50</b> 75 60	300 150 120	ns	Lender of Alberta St.			
3-State High Impedance to 1 or 0 Output, tpZH, tpZL	R <sub>L</sub> = 1 kΩ	5 10 15		150 75 60	300 150 120	·				
Transition Time, the thickness that the transition Time, the transition		5 10 15		100 50 40	200 100 80	nş				
Maximum Clock Input Frequency, f <sub>CL</sub>		5 10 15	3 6 8	6 12 16		MHz				
Minimum Clock Pulse Width, t <sub>W</sub>		5 10 15		100 50 40	200 100 80	ns:				
Maximum Clock Input Rise or Fall Time,		5 10 15	15 5 5	-	-	μς				
Minimum Reset Pulse With, t <sub>W</sub>		5 10 15		60 25 20	120 50 40	ns				
Minimum Data Setup Time, t <sub>S</sub>		5 10 15	: ) ;	100 40 30	200 80 60	ns				
Minimum Data Input Disable Setup Time, t <sub>S</sub>		5 10 15	- -	90 50 35	180 100 70	ns				
Input Capacitance, CIN	Any Input	, ÷.	-	5	7.5	рF				




Fig.11 - Quiescent device current test circuit.




Fig. 12 - Input voltage test circuit.




Fig. 13 - Input current test circuit.

#### STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						UNITS				
ISTIC	Vo	VIN	VDD						+25					
	(v) :	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	I			
Quiescent Device	. +	0,5	5	5	5	150	150	_	0.04	5				
Current,		0,10	10	10	10	300	300	_	0.04	10				
IDD Max.	_	0,15	15	20	20	600	600		0.04	20	μΑ			
	_	0,20	20	100	100	3000	3000		0.08	100	1			
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	<del>  -</del>				
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	7	1			
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8		1			
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA			
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	<u> </u>	1			
Current, IOH Min.	9.5	0,10	10	-1.6	-1.5	1.1	-0.9	-1.3	-2.6	-				
IOH WINL	13.5	0,15	15	-4.2	-4	-2.8	-2.4	3.4	-6.8	_				
Output Voltage:	-	0,5	5 ,		0	.05		-	0	0.05				
Low Level,	_	0,10	10	- : ;	0	.05		_	0	0.05	7			
VOL Max.	_	0,15	15		0	.05		_	0	0.05				
Output Voltage:	-	0,5	5	4.95 4,95 5 -					_	V				
High-Level,	_	0,10	10		9	95		9,95	10	_				
VOH Min.		0,15	15		14.95 14.95 15									
Input Low	0.5, 4.5	_	5		1	.5		_	<u> </u>	1.5				
Voltage,	1, 9	-	10	3 3					3	1				
V <sub>IL</sub> Max.	1.5,13.5	_	15	4				-	_	4				
Input High	0.5, 4.5	-	5		3	.5		3.5	_		V .			
Voltage,	1, 9	_	10			7		7		_				
VIH Min.	1.5,13.5	-	15	11				11		_				
Input Current IIN Max.	-	0,18	18	±0.1	±0.1	±1	±1	_	±10-5	±0.1	μΑ			
3-State Output Leakage Current IOUT Max	0,18	0,18	18	±0.4	±0.4	±12	±12	-	±10-4	±0.4	μΑ			




Fig.9 — Typical maximum clock input frequency vs. supply voltage.





Fig. 10 — Typical dynamic power dissipation vs. frequency.



Dimensions and pad layout for CD40768H

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated