CD4503B Types



Data sheet acquired from Harris Semiconductor SCHS068

CMOS Hex Buffer

High-Voltage Types (20-Volt Rating)

3-State Non-Inverting Type


■ CD4503B is a hex noninverting buffer with 3-state outputs having high sinkand source-current capability. Two disable controls are provided, one of which controls four buffers and the other controls the remaining two buffers. The CD4503B types are supplied in 16-lead hermetic dual-inline ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

Features:

- 1 TTL-load output drive capability
- 2 output-disable controls
- 3-state outputs
- Pin compatible with industry types MM80C97, MC14503, and 340097
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

- 3-state hex buffer for interfacing IC's with data buses
- CMOS to TTL hex buffer






Fig. 1-Logic diagram of 1 to 6 identical buffers.




Fig. 2—Typical n-channel output low (sink) current characteristics.





Fig. 3—Minimum n-channel output low (sink) current characteristics.



TERMINAL ASSIGNMENT

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to VSS Terminal)0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS0.5V to Vnn +0.5V
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For TA = -55°C to +100°C
For TA = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (TA)55°C to +125°C
STORAGE TEMPERATURE RANGE (T _{stg})65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max

CD4503B Types

STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERISTIC	Limit O AT INDIOATED							D TEMPERATURES (°C)			
	Vo	VIN	VDD			+ 25			Ţ		
	(v)	8	(v)	—55	-40	+ 85	+ 125	Min.	Typ.	Max.	S
Quiescent		0,5	5	1	1	30	30		0.02	1	
Device		0,10	10	2	2	60	60	_	0.02	. 2	μΑ
Current,	_***	0,15	15	4	4	120	120]	0.02	4	μΛ
IDD Max.	-	0,20	20	20	20	600	600	_	0.04	20	
Output											
Low	0.4	0	5	2.6	2.5	1.4	1.3	2.1	2.3	. —	
(Sink)	0.5	0	10	6.5	6.4	3.9	3.8	5.5	6.2	_	
Current	1.5	0	15	19.2	18.9	11.4	11.2	16.1	23		
IOL Min.				[.				
Output	4.6	5	-	10	4.40	0.7					
High	4.6		5	-1.2	-1.16		-0.7	-1.02			mA:
(Source)	2.5	5	5	5.8	-5.7	-3.4	<u> </u>	−4.8	<u>6.1</u>	-:-	
Current,	9.5	10	10	-3.1	<u>-3</u>	-1.9	-1.8	-2.6	-3.7		
IOH Min.	13.5	15	15	8.2	8	4.9	-4.8	—6.8	—14.1	. 	
Output											
Voltage:	_ "	0,5	5	0.05			_	0	0.05		
Low-				V.33					5.00		
Level,		0,10	10	0.05			l _	0	0.05		
VOL Max.		0,15	15	0.05				0	0.05		
Output				0.00					0.00	٧	
Voltage:		0,5	5	4.95			4.95	5	l _ ;		
High-				4.55				_			
Level,	_	0,10	10	9,95			9.95	10			
VOH Min.	_	0,15	15	14.95			14.95	15			
Input Low	0.5,4.5		5	1.5			_	-	1.5		
Voltage,	1,9	_	10		3				_	3	
VIL Max.	1.5,13.5	_	15	4					4		
Input	,		.,,,								
High	0.5,4.5	_	5	3.5			3.5			٧	
Voltage,	1,9		10	7			7				
VIH Min.	1.5,13.5		15	11			11		_		
Input	1.0,10.0		- 10		<u>'</u>		_	- ' '			
Current	_	0,18	18	± 0.1	± 0.1	±1	±1		± 10 ⁻⁵	± 0.1	
IN Max.		0,10	10	± 0.1	± 0.1	T	= '	-	= 10 5	± 0.1	
3-State		-					 		\vdash		
Output											μΑ
Leakage	0.18	0,18	18	± 0.4	± 0.4	. 40			± 10 ⁻⁴	اري. ا	
Current,	0,16	0, 10	10	± ∪.4	± U.4	± 12	± 12	-	± 10 7	± 0.4	
	İ										
OUT										İ	,
Max.								1 1			



For maximum reliability, nominal operating conditions should be selected that operation is always within the following ranges:

CHARACTERISTIC	LIA	IINITS	
CHARACTERISTIC	Min.	Max.	UNITS
Supply-Voltage Range (For TA = Full Package-Temperature Range)	3	18	v




Fig. 4—Typical p-channel output high (source) current characteristics.




Fig. 5—Minimum p-channel output high (source) current characteristics.




Fig. 6—Typical propagation delay time as a function of load capacitance.




Fig. 7—Typical transition time as a function of load capacitance.

CD4503B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A=25^{\circ}C$; input t_f , $t_f=20$ ns, $C_L=50$ pF, $R_L=200$ k Ω unless otherwise specified.

CHARACTERISTIC	V _{DD}	_ LIN		
CHARACTERISTIC	(v)	Typ.	Max.	UNITS
Propagation Delay Time:	5	75	150	
Low-to-High, tpLH	10	35	70	ns
	15	25	50	-
High-to-Low, tpHL	5	55	110	
	10	25	50	ns
	15	17	35	
Transition Time:	5	50	90	
Low-to-High, t _{TLH}	10	30	45	ns
	15	25	35	
High-to-Low, t _{THL}	5	35	70	
	10	20	40	ns
	15	13	25	
3-State Propagation Delay Time: R _L = 1 kΩ	5	70	140	l
^t PHZ ^{, t} PZH	10	30	60	ns
	15	25	50	
^t PZL ^{, t} PLZ	5	90	180	
	10	40	80	ns
	15	35	70	ŀ




Fig. 10-Quiescent-device-current test circuit.




Fig. 8—Typical power dissipation as a function of frequency.




Fig. 9-Dynamic power dissipation test circuit.




Fig. 11-Input-voltage test circuit.





Fig. 12—Input current test circuit.



Dimensions and pad layout for CD4503BH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch):

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated