查询CD4504B供应商





Vcc ·

Aout

AIN

BOUT

BIN

COUT

CIN

¥38

2

3

4

5

6

7

TOP VIEW

**TERMINAL ASSIGNMENT** 

Data sheet acquired from Harris Semiconductor SCHS069

VDD

FOUT

SELECT

EOUT

EIN

DIN

POUT

FIN

16

15

14

13

12

П

10

9

9205-39308

# CMOS Hex Voltage-Level Shifter for TTL-to-CMOS or CMOS-to-CMOS Operation

High-Voltage Types (20-Volt Rating)

- Independence of power-supply sequence considerations-V<sub>cc</sub> can exceed V<sub>DD</sub>, input signals can exceed both V<sub>cc</sub> and V<sub>DD</sub>
- Up and down level-shifting capability
  Shiftable input threshold for either
- CMOS or TTL compatibility
- Standardized symmetrical output characteristics
- 100% tested for quiescent current @ 20 V
  Maximum input current of 1 μA at 18 V

CD4504B Types

- over full package-temperature range; 100 nA at 18 V and 25° C 5 V, 10 V, and 15 V parametric ratings
- Sv, Tov, and TSv parametric ratings
  Meets all requirements of JEDEC
- Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

CD4504B hex voltage level-shifter consists of six circuits which shift input signals from the  $V_{CC}$  logic level to the  $V_{DD}$  logic level. To shift TTL signals to CMOS logic levels, the SELECT input is at the  $V_{CC}$  HIGH logic state. When the SELECT input is at a LOW logic state, each circuit translates signals from one CMOS level to another.

The CD4504B device is supplied in 16-lead ceramic dual-inline packages (D and F suffixes), 16-lead plastic dual-in-line packages (E suffix), 16-lead dual-in-line surface-mount plastic packages (M suffix), and in chip form (H suffix).




Fig. 1 - Functional diagram for CD4504B.

MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to V <sub>SS</sub> Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to V <sub>DD</sub> +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For T <sub>A</sub> = -55°C to +100°C	
For $T_A = \pm 100^{\circ}$ C to $\pm 125^{\circ}$ C"	Derate Linearity at 12mW/ <sup>O</sup> C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package	Types)
OPERATING-TEMPERATURE RANGE (TA)	-55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)	
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s ma	x




3


### CD4504B Types

### STATIC ELECTRICAL CHARACTERISTICS

		· CONDITIONS				LIMITS AT INDICATED TEMPERATURES (°C)							Τ		
CHARACTERISTIC		Vo	Vin	Vcc	VDD	· · ·			1		+25		1		
		(V)	(V)	(V)	(V)	-55	-40	+85	+125	MIN	ТҮР	MAX	UNITS		
Quiescent Device Current, IDD Max and ICC in CMOS-CMOS Mode			0,5	5	5	1	1	30	30	—	0.02	1	μА		
			0, 10	5	10	2	2	60	60	—	0.02	2			
			0,15	5	15	4	4	120	120	—	0.02	4			
			0,20	5	20	20	20	600	600		0.04	20			
Quiescent Device Current, I <sub>CC</sub> Max TTL-CMOS Mode		_	0, 5	5	5	5	5	6	6	—	2.5	5	1		
			0, 10	5	10	5	5	6	6	_	2.5	5	mA		
		-	0, 15	5	15	5	5	6	6	_	2.5	5	1		
Output Low		0.4	0.5	-	5	0.64	0.61	0.42	0.36	0.51	1	_			
Current, IOI	L Min	0.5	0, 10	-	10	1.6	1.5	1.1	0.9	1.3	2.6	-			
		1.5	0,15	·	15	4.2	4	2.8	2.4	3.4	6.8	_			
Output High	• •	4.6	0,5		5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		mA		
Current, IOI	H Min	2.5	0,5	—	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	_			
		9.5	0, 10	_	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6				
		13.5	0,15	—	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	_	1		
Output Volta	ge:	<b>—</b>	0,5		5		0.0	05		-	0	0.05	<u>†</u>		
Low-Level,	V <sub>OL</sub> Max	-	0,10	-	10	0.05				0	0.05				
		-	0,15	_	15					0	0.05				
Output Volta	ge:	-	0,5	_	5	4.95			4.95	5	_	ĺ			
High-Level,	, V <sub>OH</sub> Min	—	0,10	_	10	9.95			9.95	10	_	1			
		—	0,15	-	15	14.95		14.95	15	_	1				
Input Low	TTL-CMOS	1	_	5	10	0.8 0.8 1.5 1.5			_	_	0.8	v			
Voltage, VII Max	TTL-CMOS	1	—	5	15				—		0.8				
Note 1	CMOS-CMOS	1	_	5	10				_		1.5				
	CMOS-CMOS	1.5	_	5	15				_		1.5				
	CMOS-CMOS	1.5	_	10	15		3				<u> </u>	3	1		
Input High Voltage, VIH Min Note 1	TTL-CMOS	9	_	5	10		2	}		2		_	-		
	TTL-CMOS	13.5	_	5	15	2 3.5 3.5 7			2						
	CMOS-CMOS	9	-	5	10				3.5		_				
	CMOS-CMOS	13.5	_	5	15				3.5						
	CMOS-CMOS	13.5	—	10	15				7	_	_				
Input Current, I <sub>IN</sub> Max			0,18		18	±0.1	±0.1	±1	±1		±10 <sup>-5</sup>	±0.1	μA		

Note 1: Applies to the 6 input signals. For mode control (P13), only the CMOS-CMOS ratings apply.









Fig. 3 - Minimum output low (sink) current characteristics.

## CD4504B Types








Fig. 5 - Minimum output high (source) current characteristics.

For maximum reliability, nominal operating conditions shou	Id be selected so that operation is always within the
following ranges:	

CHARACTERISTIC		LIM	ITS	UNITS	
	(V)	Min.	Max.	UNITS	
Supply-Voltage Range (For T <sub>A</sub> = Full Package-Temperature Range)		3	18	V	

#### DYNAMIC ELECTRICAL CHARACTERISTICS, At TA = 25°C; Input tr,tf = 20 ns, CL = 50 pF, RL = 200 Ω

CHARACTERISTIC			100.00		LIMITS			
CHARACTERISTI	C	SHIFTING MODE		VDD (V)	TYP.	MAX.		
		TTL to CMOS	5	10	140	280		
		V <sub>DD</sub> > V <sub>CC</sub>	5	15	140	280		
Propagation Delay:	[	CMOS to CMOS	5	10	120	240	]	
High-to Low,	t <sub>PHL</sub>	VDD > VCC	5	15	120	240		
		. *	10	15	70	140		
		CMOS to CMOS	10	5	275	550	]	
		Vcc>Vod	15	5	275	550		
			15	10	70	140		
		TTL to CMOS	5	10	140	280	ns	
		VDD > Vcc	5	15	140	280		
		CMOS to CMOS	5	10	120	240	]	
Low-to-High,	telh.	V <sub>DD</sub> > V <sub>CC</sub>	5	15	120	240		
			10	15	70	140		
		CMOS to CMOS	10	5	200	400	]	
	1997 - 1997 -	Vcc > Vod	15	5	200	400		
	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1		15	10	60	120		
				5	100	200	]	
Transition Time,	tthi,ttih	All Modes		10	50	100		
				15	40	80		
Input Capacitance,		Any Input			5	7.5	pF	







Fig. 6 - Quiescent device current.


Fig. 8 - Input voltage.





### CD4504B Types

















Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \text{ inch})$ .

Dimensions and pad layout for CD4504BH.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated