查询CD4508B供应商

捷多邦,专业PCB打样工厂,24小时加急出货



CMOS Dual 4-Bit Latch

High-Voltage Types (20-Volt Rating)

■ CD4508B dual 4-bit latch contains two identical 4-bit latches with separate STROBE, RESET, and OUTPUT DISABLE controls. With the STROBE line in the high state, the data on the "D" inputs appear at the corresponding "Q" outputs provided the DISABLE line is in the low state. Changing the STROBE line to the low state locks the data into the latch. A high on the reset line forces the outputs to a low level regardless of the state of the STROBE input. The outputs are forced to the high-impedance state for bus line applications by a high level on the DISABLE input.

The CD4508B types are supplied in the 24lead dual-in-line ceramic packages (D and F suffixes), 24-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

The CD4508B is similar to industry type MC14508.

MAXIMUM RATINGS, Absolute-Maximum Values:


DC SUPPLY-VOLTAGE RANGE, (VDD)

Features:


- Two independent 4-bit latches
- Individual master reset for each 4-bit latch
- 3-state outputs with high-impedance state for bus line applications
- Medium-speed operation: tpHL = tpLH = 70 ns (typ.) at V_{DD} = 10 V and CL = 50 pF
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output characteristics
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25^oC
- Noise margin (full package-temperature
 - range).=
 - 1 V at V_{DD} = 5 V
 - 2 V at V_{DD} = 10 V
 - 2.5 V at VDD = 15 V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

- Buffer storage
- Holding registers
- Data storage and multiplexing





CD4508B Types




3

COMMERCIAL CMOS HIGH VOLTAGE ICs









ig.4 — Typical output high (source) current characteristics.



-0.5V to +20V	Voltages referenced to VSS Terminal)
-0.5V to V _{DD} +0.5V	INPUT VOLTAGE RANGE, ALL INPUTS
±10mA	DC INPUT CURRENT, ANY ONE INPUT
2D):	POWER DISSIPATION PER PACKAGE
Derate Linearity at 12mW/ ⁰ C to 200mW	For TA = +100°C to +125°C
	DEVICE DISSIPATION PER OUTPUT TI
TURE RANGE (All Package Types)	FOR TA = FULL PACKAGE-TEMPER
a)55°C to +125°C	OPERATING-TEMPERATURE RANGE (
)65°C to +150°C	STORAGE TEMPERATURE RANGE (Tat
	LEAD TEMPERATURE (DURING SOLD
(9mm) from case for 10s max +265°C	At distance 1/16 ± 1/32 inch (1.59 ± 0


RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}C$, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:


	VDD	LIMITS		
CHARACTERISTIC	(V)	Min.	Max.	UNIT
Supply-Voltage Range (For T _A = Full Package- Temperature Range)	-	3	18	v
Reset Pulse Width, tw(R)	5	200	-	
	10	140	-	
	15	100	-	
	5	140	_	1
Strobe Pulse Width, tW(st)	10	80	-	
	15	70	-	
	5	50	-	- ns
Setup Time, t _{SU}	10	30	- 1	
	15	20	-	
	5	0	-	
Hold Time, the	10	0	-	
	15	0	-	


CD4508B Types

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER	CONE	NTION	is	LIMITS AT INDICATED TEMPERATURES			(oC)				
ISTIC	Vo	VIN	VDD	n an an Araba an Araba an Araba. An Araba an				+25			UNITS
	(V)	(V)	:(V)	-55	-40	+85	+125	Min.	Typ.	Max.	and pr
Quiescent Device Current, IDD Max.		0,5	5	5	5	150	150	÷÷	0.04	5 ⊺	
	-	0,10	10	10	10	300	300		0.04	10	μA
	-	0,15	15	20	20	600	600	s — 17	0.04	20	
	. — . '	.0,20	20	100	100	3000	3000	— ¹ .	0.08	100	- 11 -
Output Low	0.4	0,5	- 5	0.64	0.61	0.42	: 0.36	0.51	1.1.1		1
(Sink) Current IOL Min.	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	-	
Output High (Source) Current, IOH Min.	4,6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		mA
	2.5	0,5	- 5	-2	1.8	-1.3	-1.15	-1.6	-3.2		
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	1-	
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	6.8	-	
Output Voltage:	-	0,5	5		0	.05	75 7	2 <u>14</u> - 2	· • • • •	0,05	$\Sigma = 100$
Low-Level, Vol Max.	÷	0,10	10	0.05				-	0	0.05	
VOL Max.		0,15	15	0.05				-	0	0.05	v
Output Voltage:	-	0,5	5	4.95			4.95	5	-	v	
High-Level,	_	0,10	10	9.95				9.95	10	-	' i
VOH Min.	- 1	0,15	15	14.95			14.95	15			
Input Low	0.5, 4.5	`	5		1	.5		_	-	1.5	1997 - J. 199
Voltage,	1, 9	· -	10	3				• <u>ee</u> e - 1	3	6 - 4 -	
VIL Max.	1.5,13.5		15	4			_	-	4	v	
Input High Voltage, VIH Min.	0.5, 4.5	-	5		3	3.5		3.5	-	_	v
	1, 9	·	10	7				7	_	_	
	1.5,13.5	$\sim \simeq 1$	15	11				11	_	-	
Input Current IIN Max.	-	0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μΑ
3-State Output Leakage Current IOUT Max.	0,18	0,18	18	±0.4	±0.4	±12	±12		±10-4	±0.4	μA








8 1

.

Fig. 8 — Typical power of frequency.

CD4508B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}$ C; Input t_r, t_f = 20 ns, C_L = 50 pF, $R_L = 200 \ k\Omega$, unless otherwise specified.








Fig.9 - Power dissipation test circuit.









Fig. 13 - Input current test circuit.

CD4508B Types








Fig. 14 - Output disable test circuit and waveforms.







0 ю 20 30 40 50 60 70 80 90.96 94 90 20 19 18 15 80-70-14 60 -13 50 91-99 (2.311-2.515) 1 [m 40 2 12 30-20 11 10 3 1 5 9 4 6 ß . 0 4-10 93-101_____ 92CM-29302

Fig. 16 - Dual multiplexed bus register with function select.

> RESET A P 24 - V_{DD} - Q3B STROBE A OUTPUT DISABLE A 23 3 22 - 038 21 20 DO A 4 - Q2B 00 A - D2 8 DIA 6 19 - QI B **AI** 7 18 - 018 D2 A 8 17 - QO B DOB OUTPUT DISABLE B STROBE 6 Q2 A 16 9 D3A 10 15 Q3 A 11 14 13 RESETB 12 V\$\$ TOP VIEW 9205-27604

TERMINAL ASSIGNMENT

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as in-dicated. Grid graduations are in mils (10^{-3} inch).

Chip dimensions and pad layout for CD4508B.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated