

CD4522B programmable BCD counter has a decoded "0" state output for divide-by-N applications. In single stage operation the "0" output is tied to the Preset Enable input. The Cascade Feedback allows multiple stage divide-by-N operation without the need for external gating. A HIGH on the Clock Inhibit disables the pulse-counting function. A HIGH on the Master Reset asynchronously resets the divide-by-N operation. The output is presented in **BCD** format.

The CD4522B types are supplied in 16-lead dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

#### **Applications:**

- Frequency synthesizers
- Phase-locked loops
- Programmable down counters
- Programmable frequency dividers

3

	MAXIMUM RATINGS, Absolute-Maximum Values:
	DC SUPPLY-VOLTAGE RANGE, (VDD)
-0.5\/to.±20\/	Voltages referenced to V <sub>SS</sub> Terminal)
-0.5V to Von ±0.5V	INPUT VOLTAGE RANGE, ALL INPUTS
±10mÅ	DC INPUT CURRENT, ANY ONE INPUT
	POWER DISSIPATION PER PACKAGE (PD):
	$For T_A = -55^{\circ}C to + 100^{\circ}C \dots$
Derate Linearity at 12mW/9C to 200mW	For $T_A = +100^{\circ}C$ to $+125^{\circ}C$
	DEVICE DISSIPATION PER OUTPUT TRANSISTOR
	FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
-55°C to +125°C	OPERATING-TEMPERATURE RANGE (TA)
-65°C to +150°C	STORAGE TEMPERATURE RANGE (Tstg)
and the second BLSS	LEAD TEMPERATURE (DURING SOLDERING):
+265°C	At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max



4

#### 


.

. محمد بود

2

à

÷



b. Flip-flop detail.

- PE 92CS-39175


Fig. 1 - Logic diagram for the CD4522B.


#### **RECOMMENDED OPERATING CONDITIONS at T\_A = 25^{\circ}C, except as noted.**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTICS	VDD	LIMITS			
	(V)	Min.	Max.	]	
Supply-Voltage Range (For T <sub>A</sub> = Full Package- Temperature Range		3	18	v	
Pulse Width: Clock, tw(cc)	5 10 15	250 100 80		ns	
Preset Enable, tw(cc)	5 10 15	250 100 80		ns	
Master Reset, tw(MR)	5 10 15	350 250 200		ns	
Clock Frequency, fcL	5 10 15		1.5 3.0 4.0	MHz	
Clock Rise and Fall Time troin troi	5 10 15	+ -	15 15 15	μs	
Preset Enable Set-up Time, t <sub>su</sub>	5 10 15	0 0 0		ns	
Preset Enable Hold Time, t <sub>h</sub>	5 10 15	75 25 20		ns	
Master Reset Removal Time, trem	5 10 15	130 50 30		ns	

3





<u>ن</u>و ۳






Fig. 3 — Minimum output low (sink) current characteristics.

### STATIC ELECTRICAL CHARACTERISTICS

-

CHARACTER-	co	CONDITIONS			LIMITS AT INDICATED TE				LIMITS AT INDICATED TEMPERATURES (°C)				PC)	UNITS
10110	Vo	Vin	VDD						+25					
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	]			
Quiescent Device		0, 5	5	5	5	150	150	_	0.04	5				
Current, I <sub>DD</sub> Max.		0, 10	10	10	10	300	300		0.04	10				
	_	0, 15	15	20	20	600	600		0.04	20	μA			
		0, 20	20	100	100	3000	3000		0.08	100				
Output Low	0.4	0, 5	5	0.64	0.61	0.42	0.36	0.51	1					
(Sink) Current	0.5	0, 10	10	1.6	1.5	1.1	0.9	1.3	2.6	—				
lo⊾ Min.	1.5	0, 15	15	4.2	4	2.8	2.4	3.4	6.8	· —				
Output High	4.6	0, 5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		mA			
(Source)	2.5	0, 5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	_				
Current,	9.5	0, 10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6					
loн Min.	13.5	0, 15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	—				
Output Voltage:	_	0, 5	5	0.05				—	0	0.05				
Low-Level,	_	0, 10	10	0.05				—	0	0.05				
V <sub>OL</sub> Max.		0, 15	15	0.05					0	0.05				
Output Voltage:	_	0, 5	5	4.95				4.95	5	—				
High-Level	_	0, 10	10	9.95				9.95	10	_				
Voн Min.	— —	0, 15	. 15	14.95				14.95	15		l v			
Input low	0.5, 4.5		5	1.5				_	_	1.5				
Voltage, V <sub>IL</sub> Max.	1, 9		10	3				-	—	3				
	1.5, 13.5	-	15	4					4					
Input High	0.5, 4.5	—	5	3.5				3.5	<u> </u>					
Voltage, V <sub>IH</sub> Min.	1, 9		10	7				7		_				
	1.5, 13.5	—	15	11				11		_				
Input Current, I <sub>IN</sub> Max.		0, 18	18	±0.1	±0.1	±1	±1		±10 <sup>-5</sup>	±0.1	μA			










Fig. 5 — Minimum output high (source) current characteristics.

#### DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25°C, Input $t_{fr}$ $t_{f}$ = 20 ns, C<sub>1</sub> = 50 pF, R<sub>L</sub>, = 200 k $\Omega$ **TEST CONDITIONS** LIMITS UNITS CHARACTERISTIC Vpd (V) Min. Typ. Max. 1100 Propagation Delay Time; tPHL, tPLH: 5 550 \_\_\_\_ 450 10 225 ns ----Clock to "Q" outputs 320 160 15 \_\_\_\_ 710 5 420 \_\_\_\_ Clock to "0" output 160 270 10 \_ ns 15 \_ 110 190 540 5 270 \_\_\_\_ 200 10 100 ns Clock inhibit to "Q" outputs 70 140 15 5 270 540 \_ 200 Master reset to "Q" outputs 10 \_ 100 ns 140 70 15 \_ 5 0 0 \_\_\_\_ 0 0 Preset Enable Setup Time, tsu 10 ns \_ 0 0 15 \_ 150 5 75 -----10 25 **50** ns Preset Enable Hold Time, th \_\_\_\_ 15 20 40 5 130 260 \_ 10 50 100 ns Master Reset Removal Time, trem \_ 115 \_ 30 60 100 200 5 \_ 100 50 Transition Time, tTHL, TTLH 10 \_ ns 40 80 15 \_ **Minimum Pulse Width** 5 125 250 \_ 10 . ..... 50 100 ns Clock, twice 15 40 80 125 250 5 \_ 10 50 100 ns Preset Enable, tw(PE) \_\_\_\_ 80 15 40 5 175 350 \_ 250 10 125 ns Master Reset, twime \_ 200 100 15 -----5 3 1.5 \_ 10 6 3.0 MHz Max Clock Freq, fcL 15 8 4.0 5 15 Max Clock or Clock Inhibit Rise & - ----10 15 us \_ Fall Time, true, true 20 15 <u>. .</u> 15 Any Input \_ 5 7.5 pF Input Capacitance, Cin




92CS-27007



TERMINAL	ASSIGNMENT

# COMMERCIAL CMOS HIGH VOLTAGE ICS

#### Fig. 6 - Typical dynamic power dissipation



**APPLICATION CIRCUITS** 

Fig. 7 — Quiescent device current test circuit.

and a w

南






Fig. 9 — Input voltage test circuit.



Fro	From		>	Denne of N
Stage	Pin	Stage	Pin	Range of N
LSD	"0"	All	PE	LSD < N < MSD
N	"0"	N-1	CF	LSD + 1 < N < MSD
N	"0 <sub>3</sub> "	N+1	CL	LSD < N < MSD-1


Fig. 10 — 2-Stage Programmable Down Counter (One Cycle)




Fro	m	Тс	>	Denne of N
Stage	Pin	Stage	Pin	Range of N
LSD	"0"	All	PE	LSD < N < MSD
N	"0"	N-1	CF	LSD + 1 < N < MSD
N	"0 <sub>3</sub> "	N+1	CL	LSD < N < MSD-1

.

Fig. 11 — 2-Stage Programmable Frequency Divider



Dimensions and pad layout for CD4522BH.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated