查询CD40192B供应商

TEXAS INSTRUMENTS Data sheet acquired from Harris Semiconductor SCHS106

CMOS Presettable Up/Down Counters (Dual Clock With Reset)

High-Voltage Types (20-Volt Rating) CD40192 – BCD Type CD40193 – Binary Type

■ CD40192B Presettable BCD Up/ Down Counter and the CD40193B Presettable Binary Up/Down Counter each consist of 4 synchronously clocked, gated "D" type flip-flops connected as a counter. The inputs consist of 4 individual jam lines, a PRESET ENABLE control, individual CLOCK UP and CLOCK DOWN signals and a master RE-SET. Four buffered Q signal outputs as well as CARRY and BORROW outputs for multiple-stage counting schemes are provided.

The counter is cleared so that all outputs are in a low state by a high on the RE-SET line. A RESET is accomplished asynchronously with the clock. Each output is individually programmable asynchronously with the clock to the level on the corresponding jam input when the PRESET ENABLE control is low.

The counter counts up one count on the positive clock edge of the CLOCK UP signal provided the CLOCK DOWN line is high. The counter counts down one count on the positive clock edge of the CLOCK DOWN signal provided the CLOCK UP line is high.

The CARRY and BORROW signals are high when the counter is counting up or down. The CARRY signal goes low one-half clock cycle after the counter reaches its maximum count in the count-up mode. The BORROW signal goes low one-half clock cycle after the counter reaches its minimum count in the count-down mode. Cascading of multiple packages is easily accomplished without the need for additional external circuitry by tying the BORROW and CARRY outputs to the CLOCK DOWN and CLOCK UP inputs, respectively, of the succeeding counter package.

The CD40192B and CD40193B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

dzsc.com

CD40192B, CD40193B Types

Features:

- Individual clock lines for counting up or counting down
- Synchronous high-speed carry and borrow propagation delays for cascading
- Asynchronous reset and preset capability
- Medium-speed operation—f_{CL} = 8 MHz (typ.) @ 10 V
- 5-V, 10-V, and 15-V parametric ratings
 Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package temperature range; 100
- "nA at 18 V and 25°C
- Noise margin over full package temperature range:
 1 V at Vac = 5 V at Vac = 10 V

Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:


- Up/down difference counting
- Multistage ripple counting
- Synchronous frequency dividers
- A/D and D/A conversion

RESET

o-⊳ *4

CLOCK DOWN

Programmable binary or BCD counting



* ALL INPUTS PROTECTED BY SOCI 2002 6003 7004

Fig. 1 — CD401928 logic diagram (BCD).




Fig. 2 — CD40193B logic diagram (binary).




Fig. 4 — Internal logic of Flip-flop.

TRUTH TABLE									
CLOCK	CLOCK DOWN	PRESET ENABLE	RESET	ACTION					
	1 1	1	0	COUNT UP					
``	1	<u>,</u>	0	NO COUNT					
1		1	0	COUNT DOWN					
1		1	0	NO COUNT					
×	X	0	0	PRESET					
X	X	x	1	RESET					






Fig. 3 - CD40192B timing diagram.






COMMERCIAL CMOS HIGH VOLTAGE ICa

1 = HIGH LEVEL

0 = LOW LEVEL

CD40192B, CD40193B Types


MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to VSS Terminal)
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For T _A = -55°C to +100°C 500mW
For $T_A = +100^{\circ}C$ to $+125^{\circ}C$ Derate Linearity at $12mW/^{\circ}C$ to $200mW$
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (T _A)
STORAGE TEMPERATURE RANGE (Tstg)65°C to +150°C
LEAD TEMPÉRATURE (DURING SOLDĚRING):
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s max







For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

CHARACTERISTIC	V _{DD}	LIMITS		UNITS	
	(V)	Min.	Max.		
Supply Voltage Range (For T _A = Full Temp. Range)	-	3	18	V	
Personal Times	5	80	: <u> </u>		
Removal Time: RESET or PE	10	40	- 1	กร	
RESEI OFFE	15	30	- The second	d o yer:	
Pulse Width:	5	480	-		
RESET	10	300	-	ns	
	15	260	-		
	5	240	-		
PE	10	170	<u> </u>	ns	
	15	140	-		
	5	180	-		
CLOCK	10	90	·	ns	
	15	60	а 1. т. – с		
e e e e e e e e e e e e e e e e e e e	5		2		
Clock Input Frequency: Minister	10	DC	4	MHz	
	15		5.5		
	5	- :	15		
Clock Rise & Fall Time	10	[_]	15	μs	
the second state of the second state of the	15	'	5		







a la construction de la



. . . .






Fig. 11 — Typical transition time as a function of load capacitance.

CD40192B, CD40193B Types


STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							
ISTIC	Vo	VIN	VDD					+25			UNITS
-	. (V)	(V)	(V)	55	-40	+85	+125	Min,	Тур.	Max.	
Quiescent Device		0,5	5	5	5	150	150	¹ 2 <u>–</u> 1	0.04	5	
Current,	-	0,10	10	10	10	300	300	- 1	0.04	10	μA
IDD Max.	-	0,15	15	20	20	600	600	-	0.04	20	
	-	0,20	20	100	100	3000	3000	· - ·	0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1.55	-	
(Sink) Current IOL Min.	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
	1,5	0,15	15	4.2	4	2.8	2.4	34	6.8	<u> </u>	7
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	0.36	-0.51	-1	-	mA
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1,15	-1.6	-3.2	-	
Current, IOH Min.	9,5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	
IOH WITT	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage:	-	0,5	5	0.05			-	0	0.05	V.	
Low-Level, VOL Max.	-	0,10	10	0.05			-	0	0.05		
VOL Max.	-	0,15	15	0.05				0	0.05		
Output Voltage:		0,5	5	4.95			4.95	5	<u> </u>	1.0 V 5.1	
High-Level,	-	0,10	10		9.95			9.95	10	-	
VOH Min.	-	0,15	15		14.95			14.95	15	-	
Input Low Voltage, VIL Max.	0.5, 4.5	· _	5		1,5					1.5	-
	1, 9	-	10		3			, -		3	
	1.5,13.5	-	15	4				— .	4	.,	
Input High Voltage, VIH Min.	0.5, 4.5		5	3.5			3.5	<u> </u>		V	
	1, 9	_	.10	7			7				
	1,5,13.5	-	15			11		11		-	
Input Current IIN Max.	-	0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μA









Dimensions and pad layout for the CD40192BH (dimensions and pad layout for the CD40193BH are identical).

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).

CD40192B, CD40193B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C Input t_r, t_f = 20 ns, C_L = 50 pF, R_L = 200 k Ω

CHARACTERISTIC	VDD		LIMIT	S	UNITS	
	(V)	Min.	Тур.	Max.	1	
Propagation Delay Time tpHL, tpLH:	5		250	500		
CLOCK UP or CLOCK DOWN to Q, RESET to Q	10	-	120	240	ns	
	15	-	90	180		
	5	-	200	400		
PE to Q	10	-	100	200	ns	
	15	-	70	140	<u> </u>	
	5	– .	160	320	1 ·	
CLOCK UP to CARRY, CLOCK DOWN to BORROW	10	- ·	80	160	ns	
	15	-	60	120		
	5	-	300	600		
RESET or PE to BORROW or CARRY	10	-	150	300	ns	
	15	-	110	220		
	5	-	100	200		
Transition Time, t _{THL} , t _{TLH}	10	-	50	100	ns	
	15	1 -	40	80		
	5	-	40	80		
Min. Removal Time, trem* RESET or PE	10	-	20	40	ns	
	15	— .	15	30		
	5	-	240	480		
Min. Pulse Width, tw RESET	10		150	300	ns	
	15	-	130	260		
	5		120	240		1
PE	10	-	85	170	ns	
	15	-	70	140]
	5	-	90	180	I	1
CLOCK	10	- ¹	45	90	ns	
	15	-	30	60		
	5	2	4	-		
Max. Clock Input Frequency, f _{CL}	10	4	8	· ·	MHz	1.00
	15	5.5	1.1			4
	5	-	-	15	1.1	
Clock Rise & Fall Time, t _r , t _f	10	-		15	μs	
a farmen an training and a start and a Start and a start	15	-	-	⁵ 5		
Input Capacitance, C _{IN} :						
RESET	-		10	15	pF	
All Other Inputs			5	7.5	pF	1




Fig. 14 - Dynamic power dissipation test circuit.




Fig. 15 - Quiescent-device-current test circuit.




Fig. 16 - Input-voltage test circuit.




Fig. 17 - Input current test circuit.

* The time required for RESET or PRESET ENABLE control to be removed before clocking (see timing diagram, Fig. 10.




Fig. 18 - Cascaded counter packages.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated