查询CD40194B供应商

## **EXAS** INSTRUMENTS Data sheet acquired from Harris Semiconductor SCHS107

# **CMOS 4-Bit Bidirectional Universal Shift Register**

High-Voltage Types (20 Volt Rating)

CD40194B is a universal shift register featuring parallel inputs, parallel outputs SHIFT RIGHT and SHIFT LEFT serial inputs, and a direct overriding clear input. In the parallel-load mode (S0 and S1 are high), data is loaded into the associated flip-flop and appears at the output after the positive transition of the CLOCK input. During loading, serial data flow is inhibited. Shift right and shift left are accomplished synchronously on the positive clock edge with data entered at the SHIFT RIGHT and SHIFT LEFT serial inputs, respectively. Clocking of the register is inhibited when both mode control inputs are low. When low, the RESET input resets all stages and forces all outputs low.

The CD40194B types are supplied in 16lead ceramic dual-in-line packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

The CD40194B is similar to industry types 340194 and MC40194.


# NOT RECOMMENDED FOR NEW DESIGNS

#### Features:

- Medium-speed: fcL = (typ.) @ VDD = 10 V Fully static operation = 12 MHz
- Synchronous parallel or serial operation
- Asynchronous master reset
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of **'B' Series CMOS Devices'**

#### Applications:

- Arithmetic unit bus registers Serial/parallel conversions
- General-purpose register for busorganized systems
- General-purpose registers



捷多邦,专业PCB打样工厂,24小时加急出货


CD40194B Types

- 1	AMBIENT	TEMPERATURE (TA)= 25 °C-1
	1111111	
a 1	1111111	<u>┥┤┠╎┿┪┥┨┧┥╷┼┠╷┼╎╢</u> ┼┥┆╎┨┿┥┾╄┨╹┊╅╎┼╎┼┼╠╎┽╿╋
É	++++++	
73	++++++	
<u>'</u>		
- <u>-</u>		<u>╶╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴</u>
<u>ਰ</u> 30		GATE-TO-SOURCE VOLTAGE (VGS)=15 V
- 1		
2		
<u>.</u> 25		
LOW (SHNK) CURREN		
뜻		
ธ เ		
ž 20		
¥		
Ξ.		
ŝ,		
15		
*		
0	<b>NOTE</b>	
⊢ 10		
>	1.24	
<u>e</u>		<del>╶╶╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╸</del>
outPUT w Ö		
ō 5		
	\$7.88P**	***************************************
		5 IO IS
		RAIN-TO-SOURCE VOLTAGE (VDS)-V 92CS-24318
		Typical n-channel output low (sink)

current characteristics.

3

MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to VSS Terminal)0.5V to +20V	1
INPUT VOLTAGE RANGE, ALL INPUTS	
DC INPUT CURRENT, ANY ONE INPUT	Ł
POWER DISSIPATION PER PACKAGE (PD):	
For T <sub>A</sub> = -55°C to +100°C	l
For T <sub>A</sub> = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW	ľ
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	l
OPERATING-TEMPERATURE RANGE (T <sub>A</sub> )55°C to +125°C	2
STORAGE TEMPERATURE RANGE (Tsta)65°C to +150°C	2
LEAD TEMPERATURE (DURING SOLDĚRING):	
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max +265°C	2



Minimum n-channel output low (sink) current characteristics.




RECOMMENDED OPERATING CONDITIONS at  $T_A = 25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:


	· · · · · · · · · · · · · · · · · · ·	VDD	LIN			
CHARACTERISTIC		(V)	Min.	Max.	UNITS	
Supply-Voltage Range (For Package		3	18	V		
Setup Time,	•	5	100			
D0, D3, SRIN, SLINto clock	ιs	10	70	—		
		15	50			
		5	400	—		
SELECT 0, SELECT 1 to clock	·. ·	10	220	. — `	5 1 - 1 - 1	
	ts 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	15	130	-		
		5  0     10  0     15  0     5  0     10  0	et al constant			
Hold Time,	τH	10	0	_		
D0, D03, SRIN' SLIN to clock		15	0	—		
		5	0	-	ពន	
SELECT 0, SELECT 1 to clock		10	0	<u> </u>		
		15	0	-		
		5	180	-		
Clock Pulse Width,	tw	10	80	-		
		15	50	-		
		5	—	3		
Clock Input Frequency	fCL	10	<b>—</b> .	6	MHz	
		15		8		
		5	1000			
Clock Input Rise or Fall Time,	t <sub>r</sub> CL, t <sub>f</sub> CL	10	100		μS	
	• •	15	100	—	-	
		5	300			
Reset Pulse Width,	twn	10	200	_	ns	
		15	140	-		


## **CONTROL TRUTH TABLE FOR CD40194B SERIES**

	MÓDE	SELECT					
CLOCK	S <sub>0</sub>	\$ <sub>1</sub>	RESET	ACTION			
x	0	0	1	No Change			
	1	0	1	Shift Right (Q0 toward Q3)			
<b>_</b>	0	1	1	Shift Left (Q3 toward Q0)			
	1	1	1	Parallel Load			
X	X	X	0	Reset			

1 = High level 0 = Low level X = Don't care $\blacktriangle = Level change$ 











Fig. 8—CD40194B logic diagram.


3

## CD40194B Types

## STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERISTIC	co	NDITIC	INS	LIMITS AT INDICATED TEMPERATURES (°C)							U N 1 T
							+ 25			S	
	Vo (V)	VIN (V)	VDD (V)	-55	-40	+ 85	+ 125	Min.	Тур.	Max.	
Quiescent		0,5	5	5	5	150	150		0.04	5	
Device		0,10	10	10	10	300	300	—	0.04	10	
Current,	—	0,15	15	20	20	600	600	.5	0.04	20	μA
IDD Max.	-	0,20	20	100	100	3000	3000	-	.0.08	100	1
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	
(Sink)	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
Current, IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	
Output High	4.6	0.5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_	mA
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	3.2	_	
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8		
Output Volt-		0,5	5		0.0			_	0	0.05	
age: Low-		0,10	10	· · ·	0.0			_	ŏ	0.05	
Level,	<u> </u>	0,15	15	<u> </u>	0.0				0	0.05	
VOLMax.							-				
Output Volt-		0,5	5					4.95	5	—	
age: High-	_	0,10	10		9.9	95		9.95	10	—	
Level, VOH Min.	-	0,15	15		14.	95		14. <u>9</u> 5	15	. —	V
Input Low	0.5,4.5	—	5		1.	5		-	_	1.5	
Voltage,	1,9	-	10	4.95 9.95 14.95 1.5 3 4			—	-	3		
VILMax.	1.5,13.5	—	15		4				—	4	
Input High	0.5,4.5	_	5		3.	5		3.5	-	-	
Voltage,	1,9	_	10		7	,		7	_	· _	
VIH Min.	1.5,13.5	-	15		1	1	1	11	-	-	
Input Current IIN Max.	_	0,18	18	±0.1	±0.1	±1	±1		±105	±0.1	μA
3-State Output Leakage Current, IOUT Max.	0,18	0,18	18	±0.4	±0,4	±12	±12		±10—4	±0.4	μA








Fig. 10—Dynamic power dissipation test circuit.





Fig. 11-Quiescent-device-current test circuit.

# CD40194B Types

# DYNAMIC ELECTRICAL CHARACTERISTICS at T\_A = 25°C, Input t\_r, t\_f = 20 ns, C\_L = 50 pF, R\_L = 200 k $\Omega$

	TES CONDIT					
CHARACTERISTIC	VDD					
CHARACTERISTIC		V	Min.	Тур.	Max.	UNITO
Propagation Delay Time:		5	•	220	440	
Clock to Q tphL, tpLH		10	_	100	200	
		15	— .	70	140	<b>_</b>
Output Transition Time		5	-	100	200	1
tTHL, tTLH		10		50	100	1
		15	· · · · · ·	40	80	
Minimum Setup Time: ts		5	· -	80	160	
D0, D3, SRIN, SLIN to		10		35	70	ns
Clock		15	-	20	50	
SELECT 0, SELECT 1		5		200	400	1
to Clock		10	—	110	220	
		15	_	65	130	
Minimum Hold Time: tH		5	_	-65	0	1
D0, D3, SRIN, SLIN		10	_	25	0	
to Clock		15		—15	0	
SELECT 0, SELECT 1		5	_	-170	0	1
to Clock		10	_	95	0	
		15		-55	0	
Minimum Clock Pulse		5		90	180	
Width tw		10		40	80	
		15		25	50	1
Maximum Clock Input		5	3	-6	-	1
Frequency fCL		10	6	12	_	MHz
		15	8	15	_	
Maximum Clock Rise or						1
Fall Time		5		-	1000	
t <sub>r</sub> CL, t <sub>f</sub> CL		10	-	- 1	100	μs
		15	_	1 –	100	
Mininum Reset Pulse		1				
Width*		5	-	150	300	
twn		10	- 1	100	200	
	ļ	15		70	140	ns
Reset Propagation Delay		5	-	230	460	113
<sup>t</sup> PRHL		10	-	90	180	1
		15		65	130	
Input Capacitance CIN	Any Ir	nput	-	5	7.5	pF







Fig. 13—input current test circuit.

#### **TERMINAL DIAGRAM**


## **Top Vlew**



CD40194B

.

# CD40194B Types



and the state of

123.5

### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated