# **High-Speed CMOS Logic Digital Phase-Locked-Loop**

# **TRUMENTS**

Data sheet acquired from Harris Semiconductor SCHS177A

November 1997 - Revised May 2000

#### Features

- Digital Design Avoids Analog Compensation Errors
- Easily Cascadable for Higher Order Loops
- Useful Frequency Range


  - I/D-Clock ...... DC to 35MHz (Typ)
- Dynamically Variable Bandwidth
- Very Narrow Bandwidth Attainable
- Power-On Reset
- Output Capability
  - Standard...... XORPD<sub>OUT</sub>, ECPD<sub>OUT</sub>
- Fanout (Over Temperature Range)
  - Standard Outputs ...... 10 LSTTL Loads
  - Bus Driver Outputs ...... 15 LSTTL Loads
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- · 'HC297 Types

  - High Noise Immunity  $N_{IL}$  = 30%,  $N_{IH}$  = 30% of  $V_{CC}$  at 5V
- CD74HCT297 Types

  - Direct LSTTL Input Logic Compatibility  $V_{IL} = 0.8V \text{ (Max)}, V_{IH} = 2V \text{ (Min)}$
  - CMOS Input Compatibility I<sub>I</sub> ≤ 1μA at V<sub>OL</sub>, V<sub>OH</sub>

#### **Pinout**

CD54HC297 (CERDIP) CD74HC297, CD74HCT29 (PDIP) TOP VIEW



#### Description

The 'HC297 and CD74HCT297 are high-speed silicon gate CMOS devices that are pin-compatible with low power Schottky TTL (LSTTL).

These devices are designed to provide a simple, cost-effective solution to high-accuracy, digital, phase-locked-loop applications. They contain all the necessary circuits, with the exception of the divide-by-N counter, to build first-order phase-locked-loops.

Both EXCLUSIVE-OR (XORPD) and edge-controlled phase detectors (ECPD) are provided for maximum flexibility. The input signals for the EXCLUSIVE-OR phase detector must have a 50% duty factor to obtain the maximum lock-range.

Proper partitioning of the loop function, with many of the building blocks external to the package, makes it easy for the designer to incorporate ripple cancellation (see Figure 2) or to cascade to higher order phase-locked-loops.

The length of the up/down K-counter is digitally programmable according to the K-counter function table. With A, B, C and D all LOW, the K-counter is disabled. With A HIGH and B, C and D LOW, the K-counter is only three stages long, which widens the bandwidth or capture range and shortens the lock time of the loop. When A, B, C and D are all programmed HIGH, the K-counter becomes seventeen stages long, which narrows the bandwidth or capture range and lengthens the lock time. Real-time control of loop bandwidth by manipulating the A to D inputs can maximize the overall performance of the digital phase-locked-loop.

The 'HC297 and CD74HCT297 can perform the classic first order phase-locked-loop function without using analog components. The accuracy of the digital phase-locked-loop (DPLL) is not affected by V<sub>CC</sub> and temperature variations but depends solely on accuracies of the K-clock and loop propagation delays.

Ordering Information											
PART NUMBER	TEMP. RANGE (°C)	PACKAGE									
CD54HC297F3A	-55 to 125	16 Ld CERDIP									
CD74HC297E	-55 to 125	16 Ld PDIP									
CD74HCT297E	-55 to 125	16 Ld PDIP									

#### NOTES:

- 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
- 2. Wafer or die for this part number is available which meets all electrical specifications. Please contact your local TI sales office or customer service for ordering information.



The phase detector generates an error signal waveform that, at zero phase error, is a 50% duty factor square wave. At the limits of linear operation, the phase detector output will be either HIGH or LOW all of the time depending on the direction of the phase error ( $\phi$ IN -  $\phi$ OUT). Within these limits the phase detector output varies linearly with the input phase error according to the gain  $K_d$ , which is expressed in terms of phase detector output per cycle or phase error. The phase detector output can be defined to vary between  $\pm 1$  according to the relation:

phase detector output = 
$$\frac{\%HIGH - \%LOW}{100}$$

The output of the phase detector will be  $K_d\phi_e$ , where the phase error  $\phi_e = \phi IN - \phi OUT$ .

EXCLUSIVE-OR phase detectors (XORPD) and edge-controlled phase detectors (ECPD) are commonly used digital types. The ECPD is more complex than the XORPD logic function but can be described generally as a circuit that changes states on one of the transitions of its inputs. The gain ( $K_d$ ) for an XORPD is 4 because its output remains HIGH (XORPD<sub>OUT</sub> = 1) for a phase error of one quarter cycle.

Similarly,  $K_d$  for the ECPD is 2 since its output remains HIGH for a phase error of one half cycle. The type of phase detector will determine the zero-phase-error point, i.e., the phase separation of the phase detector inputs for a  $\phi e$  defined to be zero. For the basic DPLL system of Figure 3,  $\phi e = 0$  when the phase detector output is a square wave.

The XORPD inputs are one quarter cycle out-of-phase for zero phase error. For the ECPD,  $\phi e=0$  when the inputs are one half cycle out of phase.

The phase detector output controls the up/down input to the K-counter. The counter is clocked by input frequency  $\text{Mf}_C$  which is a multiple M of the loop center frequency  $\text{f}_C$ . When the K-counter recycles up, it generates a carry pulse. Recycling while counting down generates a borrow pulse. If the carry and the borrow outputs are conceptually combined into one output that is positive for a carry and negative for a borrow, and if the K-counter is considered as a frequency divider with the ratio  $\text{Mf}_C/\text{K}$ , the output of the K-counter will equal the input frequency multiplied by the division ratio. Thus the output from the K-counter is  $(\text{K}_d \phi_e \text{Mf}_C)/\text{K}$ .


The carry and borrow pulses go to the increment/decrement (I/D) circuit which, in the absence of any carry or borrow pulses has an output that is one half of the input clock (I/D<sub>CP</sub>). The input clock is just a multiple, 2N, of the loop center frequency. In response to a carry of borrow pulse, the I/D circuit will either add or delete a pulse at I/D<sub>OUT</sub>. Thus the output of the I/D circuit will be Nf<sub>C</sub> + (K<sub>d</sub> $\phi_e$ Mf<sub>C</sub>)/2K.

The output of the N-counter (or the output of the phase-locked-loop) is thus:  $f_0 = f_C + (K_d \phi_e M f_c)/2KN$ .

If this result is compared to the equation for a first-order analog phase-locked-loop, the digital equivalent of the gain of the VCO is just  $Mf_c/2KN$  or  $f_c/K$  for M = 2N.

Thus, the simple first-order phase-locked-loop with an adjustable K-counter is the equivalent of an analog phase-lockedloop with a programmable VCO gain.

#### Functional Diagram



# FUNCTION TABLE EXCLUSIVE-OR PHASE DETECTOR

φ <b>Α</b> <sub>1</sub>	φВ	XORPD OUT
L	L	L
L	Н	Н
Н	L	Н
Н	Н	L

# FUNCTION TABLE EDGE-CONTROLLED PHASE DETECTOR

φ <b>Α</b> 2	φВ	ECPD OUT
H or L	<b>\</b>	Н
<b>1</b>	H or L	L
H or L	<b>↑</b>	No Change
<u> </u>	H or L	No Change

H = Steady-State High Level, L = Steady-State Low Level,  $\uparrow$  = LOW to HIGH  $\phi$  Transition,  $\downarrow$  = HIGH to LOW  $\phi$  Transition

# K-COUNTER FUNCTION TABLE (DIGITAL CONTROL)

D	С	В	Α	MODULO (K)
L	L	L	L	Inhibited
L	L	L	Н	2 <sup>3</sup>
L	L	Н	L	2 <sup>4</sup>
L	L	Н	Н	2 <sup>5</sup>
L	Н	L	L	2 <sup>6</sup>
L	Н	L	Н	2 <sup>7</sup>
L	Н	Н	L	2 <sup>8</sup>
L	Н	Н	Н	2 <sup>9</sup>
Н	L	L	L	2 <sup>10</sup>
Н	L	L	Н	2 <sup>11</sup>
Н	L	Н	L	2 <sup>12</sup>
Н	L	Н	Н	2 <sup>13</sup>
Н	Н	L	L	2 <sup>14</sup>
Н	Н	L	Н	2 <sup>15</sup>
Н	Н	Н	L	2 <sup>16</sup>
Н	Н	Н	Н	2 <sup>17</sup>

### **Absolute Maximum Ratings**

# DC Supply Voltage, $V_{CC}$ ... -0.5V to 7V DC Input Diode Current, $I_{IK}$ For $V_I <$ -0.5V or $V_I > V_{CC} + 0.5V$ ... $\pm 20$ mA DC Output Diode Current, $I_{OK}$ For $V_O <$ -0.5V or $V_O > V_{CC} + 0.5V$ ... $\pm 20$ mA DC Drain Current, per Output, $I_O$ For -0.5V $< V_O < V_{CC} + 0.5V$ ... $\pm 25$ mA DC Output Source or Sink Current per Output Pin, $I_O$ For $V_O >$ -0.5V or $V_O < V_{CC} + 0.5V$ ... $\pm 25$ mA DC $V_{CC} =$ 0.5V or $V_O < V_{CC} + 0.5V$ ... $\pm 25$ mA DC $V_{CC} =$ 0.5V or $V_O < V_{CC} + 0.5V$ ... $\pm 25$ mA

#### **Thermal Information**

Thermal Resistance (Typical, Note 2)	$\theta_{JA}$ (°C/W)
PDIP Package	90
Maximum Junction Temperature	150 <sup>o</sup> C
Maximum Storage Temperature Range	65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C

#### **Operating Conditions**

Temperature Range, T <sub>A</sub>	125 <sup>0</sup> C
HC Types	/ to 6V
HCT Types	o 5.5V
DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub> 0V t	o V <sub>CC</sub>
Input Rise and Fall Time	
2V	(Max)
4.5V 500ns	(Max)
6V	(Max)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

3.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

#### **DC Electrical Specifications**

			ST ITIONS			25°C		-40°C T	O 85°C	-55°C T	O 125 <sup>0</sup> C					
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS				
HC TYPES																
High Level Input	V <sub>IH</sub>	-	-	2	1.5	-	-	1.5	-	1.5	-	V				
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	\ \				
				6	4.2	-	-	4.2	-	4.2	-	٧				
Low Level Input	V <sub>IL</sub>	-	-	2	-	-	0.5	-	0.5	-	0.5	٧				
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	٧				
				6	-	-	1.8	-	1.8	-	1.8	٧				
High Level Output	Voн	V <sub>IH</sub> or	-0.02	2	1.9	-	-	1.9	-	1.9	-	٧				
Voltage CMOS Loads		V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	٧				
								-0.02	6	5.9	-	-	5.9	-	5.9	-
High Level Output Voltage			-6 (Note 4)	4.5	3.98	-	-	3.84	-	3.7	-	V				
TTL Loads			-7.8 (Note 4)	6	5.48	-	-	5.34	-	5.2	-	V				
Low Level Output	V <sub>OL</sub>	V <sub>IH</sub> or	0.02	2	-	-	0.1	-	0.1	-	0.1	٧				
Voltage CMOS Loads		$V_{IL}$	0.02	4.5	-	-	0.1	-	0.1	-	0.1	٧				
	IVIOS LUAUS		0.02	6	-	-	0.1	-	0.1	-	0.1	٧				
Low Level Output Voltage		4 (Note 4)	4.5	-	-	0.26	-	0.33	-	0.4	V					
TTL Loads			5.2 (Note 4)	6	-	-	0.26	-	0.33	-	0.4	V				

# DC Electrical Specifications (Continued)

			ST ITIONS		25°C			-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Input Leakage Current	lį	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	μА
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	6	-	-	8	-	80	-	160	μА
HCT TYPES	•	-	•						•			
High Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	II	V <sub>CC</sub> to GND	0	5.5	-	-	±0.1	-	±1	-	±1	μА
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	5.5	-	-	8	-	80	-	160	μА
Additional Quiescent Device Current Per Input Pin: 1 Unit Load (Note 3)	Δl <sub>CC</sub>	V <sub>CC</sub> -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μА

#### NOTE:

- 4. For dual-supply systems theoretical worst case ( $V_I$  = 2.4V,  $V_{CC}$  = 5.5V) specification is 1.8mA.
- 5. XORPD, ECPD

#### **HCT Input Loading Table**

INPUT	UNIT LOADS
EN <sub>CTR</sub> , D/Ū	0.3
A, B, C, D, K <sub>CP</sub> , φA <sub>2</sub>	0.6
I/D <sub>CP</sub> , φA <sub>1</sub> , φB	1.5

NOTE: Unit Load is  $\Delta I_{CC}$  limit specified in DC Electrical Specifications table, e.g., 360µA max at 25°C.

# **Prerequisite For Switching Function**


			25	oc	-40°C 1	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V <sub>CC</sub> (V)	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES									
Maximum Clock Frequency	f <sub>MAX</sub>	2	6	-	5	-	4	-	MHz
K <sub>CP</sub>		4.5	30	-	24	-	20	-	MHz
		6	35	-	28	-	24	-	MHz
Maximum Clock Frequency	f <sub>MAX</sub>	2	4	-	3	-	2	-	MHz
I/D <sub>CP</sub>		4.5	20	-	16	-	13	-	MHz
		6	24	-	19	-	15	-	MHz
Clock Pulse Width	t <sub>w</sub>	2	80	-	100	-	120	-	ns
K <sub>CP</sub>		4.5	16	-	20	-	24	-	ns
		6	14	-	17	-	20	-	ns
Clock Pulse Width	t <sub>W</sub>	2	125	-	155	-	190	-	ns
I/D <sub>CP</sub>		4.5	25	-	31	-	38	-	ns
		6	21	-	26	-	32	-	ns
Set-up Time	t <sub>SU</sub>	2	100	-	125	-	150	-	ns
$D/\overline{U}$ , $EN_{CTR}$ to $K_{CP}$		4.5	20	-	25	-	30	-	ns
		6	17	-	21	-	26	-	ns
Hold Time	tH	2	0	-	0	-	0	-	ns
$D/\overline{U}$ , $EN_{CTR}$ to $K_{CP}$		4.5	0	-	0	-	0	-	ns
		6	0	-	0	-	0	-	ns
HCT TYPES									
Maximum Clock Frequency K <sub>CP</sub>	f <sub>MAX</sub>	4.5	30	-	24	-	20	-	MHz
Maximum Clock Frequency I/D <sub>CP</sub>	f <sub>MAX</sub>	4.5	20	-	16	-	13	-	MHz
Clock Pulse Width K <sub>CP</sub>	t <sub>w</sub>	4.5	16	-	20	-	24	-	ns
Clock Pulse Width I/D <sub>CP</sub>	t <sub>w</sub>	4.5	25	-	31	-	38	-	ns
Set-up Time $D/\overline{U}$ , $EN_{CTR}$ to $K_{CP}$	tsu	4.5	20	-	25	-	30	-	ns
Hold Time D/ $\overline{U}$ , EN <sub>CTR</sub> to K <sub>CP</sub>	tH	4.5	0	-	0	-	0	-	ns

# **Switching Specifications** Input $t_r$ , $t_f = 6ns$

		TEST		25	°C	-40°C TO 85°C	-55°C TO 125°C	
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	TYP	MAX	MAX	MAX	UNITS
HC TYPES								
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	$t_{PHL}$ $C_L = 50pF$	2	1	175	220	265	ns
I/D <sub>CP</sub> to I/D <sub>OUT</sub>	o to I/DOUT			4.5	-	35	44	53
			6	-	30	34	43	ns

# Switching Specifications Input $t_r$ , $t_f$ = 6ns (Continued)

		TEST	25°C -4		-40°C TO 85°C	-55°C TO 125°C		
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	TYP	MAX	MAX	MAX	UNITS
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	150	190	225	ns
$\phi A_1$ , $\phi B$ to $XORPD_{OUT}$			4.5	-	30	38	45	ns
			6	-	26	33	38	ns
Propagation Delay,	t <sub>PHL</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	200	250	300	ns
$\phi B$ , $\phi A_2$ to ECPD <sub>OUT</sub>			4.5	-	40	50	60	ns
			6	-	34	43	51	ns
Output Transition Time	t <sub>TLH</sub>	C <sub>L</sub> = 50pF	2	-	75	95	110	ns
XORPD <sub>OUT</sub> ECPD <sub>OUT</sub>			4.5	-	15	19	22	ns
			6	-	13	16	19	ns
Output Transition Time	t <sub>TLH</sub>	C <sub>L</sub> = 50pF	2	-	60	75	90	ns
I/D <sub>OUT</sub>			4.5	-	12	15	18	ns
			6	-	10	13	15	ns
Input Capacitance	C <sub>I</sub>	-	-	-	10	10	10	pF
HCT TYPES		•						
Propagation Delay, I/D <sub>CP</sub> to I/D <sub>OUT</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	35	44	53	ns
Propagation Delay, φA <sub>1</sub> , φB to XORPD <sub>OUT</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	30	38	45	ns
Propagation Delay, φB, φA <sub>2</sub> to ECPD <sub>OUT</sub>	t <sub>PHL</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	40	50	60	ns
Output Transition Time XORPDOUT	t <sub>TLH</sub>	C <sub>L</sub> = 50pF	4.5	-	15	19	22	ns
Output Transition Time ECPD <sub>OUT</sub>	t <sub>TLH</sub>	C <sub>L</sub> = 50pF	4.5	-	12	15	18	ns
Input Capacitance	CI	-	-	-	10	10	10	pF






FIGURE 1. DPLL USING BOTH PHASE DETECTORS IN A RIPPLE-CANCELLATION SCHEME




FIGURE 2. DPLL USING EXCLUSIVE-OR PHASE DETECTION




FIGURE 3. TIMING DIAGRAM: I/D<sub>OUT</sub> IN-LOCK CONDITION




FIGURE 4. TIMING DIAGRAM: EDGE CONTROLLED PHASE COMPARATOR WAVEFORMS




FIGURE 5. TIMING DIAGRAM: EXCLUSIVE OR PHASE DETECTOR WAVEFORMS




FIGURE 6. WAVEFORMS SHOWING THE CLOCK (I/D $_{
m CP}$ ) TO OUTPUT (I/D $_{
m OUT}$ ) PROPAGATION DELAYS, CLOCK PULSE WIDTH, OUTPUT TRANSITION TIMES AND MAXIMUM CLOCK PULSE FREQUENCY




FIGURE 7. WAVEFORMS SHOWING THE PHASE INPUT ( $\emptyset B$ ,  $\emptyset A_1$ ) TO OUTPUT (XORPD $_{OUT}$ ) PROPAGATION DELAYS AND OUTPUT TRANSITION TIMES





FIGURE 8. WAVEFORMS SHOWING THE PHASE INPUT ( $\emptyset B$ ,  $\emptyset A_2$ ) TO OUTPUT (ECPD $_{OUT}$ ) PROPAGATION DELAYS AND OUTPUT TRANSITION TIMES



NOTE: The shaded areas indicate when the input is permitted to change for predictable output performance.

FIGURE 9. WAVEFORMS SHOWING THE CLOCK ( $K_{CP}$ ) PULSE WIDTH AND MAXIMUM CLOCK PULSE FREQUENCY, AND THE INPUT ( $D/\overline{U}$ ,  $EN_{CTR}$ ) TO CLOCK ( $K_{CP}$ ) SETUP AND HOLD TIMES

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated