

Data sheet acquired from Harris Semiconductor SCHS181A

High Speed CMOS Logic Hex Buffer/Line Driver, Three-State Non-Inverting and Inverting

November 1997 - Revised May 2000

Features

- Buffered Inputs
- . High Current Bus Driver Outputs
- Two Independent Three-State Enable Controls
- Typical Propagation Delay t_{PLH}, t_{PHL} = 8ns at V_{CC} = 5V,
 C_L = 15pF, T_A = 25°C
- Fanout (Over Temperature Range)
 - Standard Outputs......10 LSTTL Loads
 - Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5V
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility,
 V_{IL}= 0.8V (Max), V_{IH} = 2V (Min)
 - CMOS Input Compatibility, $I_I \le 1\mu A$ at V_{OL} , V_{OH}

Description

The 'HC367, 'HCT367, 'HC368, and CD74HCT368 silicon gate CMOS three-state buffers are general purpose high-speed non-inverting and inverting buffers. They have high drive current outputs which enable high speed operation even when

driving large bus capacitances. These circuits possess the low power dissipation of CMOS circuitry, yet have speeds comparable to low power Schottky TTL circuits. Both circuits are capable of driving up to 15 low power Schottky inputs.

The 'HC367 and 'HCT367 are non-inverting buffers, whereas the 'HC368 and CD74HCT368 are inverting buffers. These devices have two output enables, one enable (OE1) controls 4 gates and the other (OE2) controls the remaining 2 gates.

The 'HCT367 and CD74HCT368 logic families are speed, function and pin compatible with the standard LS logic family.

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD54HC367F3A	-55 to 125	16 Ld CERDIP
CD74HC367E	-55 to 125	16 Ld PDIP
CD74HC367M	-55 to 125	16 Ld SOIC
CD54HCT367F3A	-55 to 125	16 Ld CERDIP
CD74HCT367E	-55 to 125	16 Ld PDIP
CD74HCT367M	-55 to 125	16 Ld SOIC
CD54HC368F	-55 to 125	16 Ld CERDIP
CD54HC368F3A	-55 to 125	16 Ld CERDIP
CD74HC368M	-55 to 125	16 Ld SOIC
CD74HCT368E	-55 to 125	16 Ld PDIP
CD74HCT368M	-55 to 125	16 Ld SOIC

NOTES:

- When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
- Wafer or die for this part number is available which meets all electrical specifications. Please contact your local TI sales office or customer service for ordering information.

Pinouts

CD54HC367, CD54HCT367 (CERDIP) CD74HC367, CD74HCT367 (PDIP, SOIC) TOP VIEW

OE1 1	16 V _{CC}
1A 2	15 OE2
1Y 3	14 6A
2A 4	13 6Y
2Y 5	12 5A
3A 6	11 5Y
3Y 7	10 4A
GND 8	9 4Y


CD54HC368 (CERDIP) CD74HC368, CD74HCT368 (PDIP, SOIC) TOP VIEW

OE1 1	16	v _{cc}
1A 2	15	OE2
1Y 3	14	6A
2A 4	13	6Y
2Y 5	12	5A
3A 6	11	<u>5Y</u>
3Y 7	10	4A
GND 8	9	<u>4Y</u>




Functional Diagrams

HC367, HCT367



HC368, CD74HCT368



TRUTH TABLE

INP	UTS	OUTPUTS (Y)				
ŌĒ	Α	HC/HCT367	НС/НСТ368			
L	L	L	Н			
L	Н	Н	L			
Н	Х	(Z)	(Z)			

NOTE:


H = High Voltage Level

L = Low Voltage Level

X = Don't Care

Z = High Impedance (OFF) State

Logic Diagram



NOTE: Inverter not included in HC/HCT367.

FIGURE 1. LOGIC DIAGRAM FOR THE HC/HCT367 AND HC/HCT368 (OUTPUTS FOR HC/HCT367 ARE COMPLEMENTS OF THOSE SHOWN, i.e., 1Y, 2Y, ETC.)

DC Supply Voltage, V_{CC} ... -0.5V to 7V DC Input Diode Current, I_{IK} For $V_I < -0.5$ V or $V_I > V_{CC} + 0.5$ V ... ± 20 mA DC Output Diode Current, I_{OK} For $V_O < -0.5$ V or $V_O > V_{CC} + 0.5$ V ... ± 20 mA DC Drain Current, per Output, I_O

Operating Conditions

Absolute Maximum Ratings

Temperature Range, T_A 55 0 C to 125 0 C Supply Voltage Range, V_{CC}
HC Types2V to 6V
HCT Types
DC Input or Output Voltage, V_I, V_O 0V to V_{CC}
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

Thermal Information

Thermal Resistance (Typical, Note 3)	θ _{JA} (^o C/W)
PDIP Package	90
SOIC Package	160
Maximum Junction Temperature	150 ^o C
Maximum Storage Temperature Range	65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(SOIC - Lead Tips Only)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

3. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

DC Electrical Specifications

		TEST CONDITIONS			25°C			-40°C TO 85°C		-55°C TO 125°C		
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES												
High Level Input	V _{IH}	-	-	2	1.5	-	-	1.5	-	1.5	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
Low Level Input	V _{IL}	-	-	2	-	-	0.5	-	0.5	-	0.5	V
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
High Level Output	V _{OH}	V _{IH} or	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
Voltage CMOS Loads		V _{IL}	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
OWOO Loads			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
High Level Output			-6	4.5	3.98	-	-	3.84	-	3.7	-	V
Voltage TTL Loads			-7.8	6	5.48	1	-	5.34	-	5.2	-	V
Low Level Output	V _{OL}	V _{IH} or	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Voltage CMOS Loads		V_{IL}	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
OWO Loads			0.02	6	-	-	0.1	-	0.1	-	0.1	V
Low Level Output			6	4.5	-	-	0.26	-	0.33	-	0.4	V
Voltage TTL Loads			7.8	6	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	II	V _{CC} or GND	-	6	-	-	±0.1	-	±1	-	±1	μА
Quiescent Device Current	lcc	V _{CC} or GND	0	6	-	-	8	-	80	-	160	μА

DC Electrical Specifications (Continued)

			ST ITIONS			25°C		25°C -40°C TO 85°C		-55°C TO 125°C		
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Three-State Leakage Current	l _{OZ}	V _{IL} or V _{IH}	V _O = V _{CC} or GND	6	-	-	±0.5	-	±5.0	-	±10	μА
HCT TYPES							•					
High Level Input Voltage	V _{IH}	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V _{IL}	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V _{OH}	V _{IH} or V _{IL}	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V _{OL}	V _{IH} or V _{IL}	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	I _I	V _{CC} to GND	0	5.5	-	-	±0.1	-	±1	-	±1	μА
Quiescent Device Current	l _{CC}	V _{CC} or GND	0	5.5	-	-	8	-	80	-	160	μА
Additional Quiescent Device Current Per Input Pin: 1 Unit Load (Note 4)	Δl _{CC}	V _{CC} -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μА
Three-State Leakage Current	l _{OZ}	V _{IL} or V _{IH}	V _O = V _{CC} or GND	5.5	-	-	±0.5	-	±5.0	-	±10	μА

NOTE:

HCT Input Loading Table

INPUT	UNIT LOADS			
ŌE1	0.6			
All Others	0.55			

NOTE: Unit Load is ΔI_{CC} limit specified in DC Electrical Specifications table, e.g., 360 μ A max at 25 o C.

Switching Specifications Input t_r , $t_f = 6ns$

		TEST		25°C		-40°C TO 85°C	-55°C TO 125°C			
PARAMETER	SYMBOL	CONDITIONS V _{CC} (V)		TYP	MAX	MAX	MAX	UNITS		
HC TYPES										
Propagation Delay,	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	105	130	160	ns		
Data to Outputs HC/HCT367			4.5	-	21	26	32	ns		
			6	-	18	24	27	ns		
		C _L = 15pF	5	8	-	-	-	ns		

^{4.} For dual-supply systems theoretical worst case ($V_I = 2.4V$, $V_{CC} = 5.5V$) specification is 1.8mA.

Switching Specifications Input $t_{\rm r},\,t_{\rm f}=$ 6ns (Continued)

		TEST		25°C		-40°C TO 85°C	-55°C TO 125°C	UNITS
PARAMETER	SYMBOL	CONDITIONS	V _{CC} (V)	TYP MAX		MAX	MAX	
Propagation Delay,	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	105	130	160	ns
Data to Outputs HC/HCT368			4.5	-	21	26	32	ns
			6	-	18	24	27	ns
		C _L = 15pF	5	9	-	-	-	ns
Propagation Delay,	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	150	190	225	ns
Output Enable and Disable to Outputs			4.5	-	30	38	45	ns
			6	-	26	33	38	ns
		C _L = 15pF	5	12	-	-	-	ns
Output Transition Time	t _{TLH} , t _{THL}	C _L = 50pF	2	-	60	75	90	ns
			4.5	-	12	15	18	ns
			6	-	10	13	15	ns
Input Capacitance	C _I	-	-	-	10	10	10	pF
Three-State Output Capacitance	c _o	-	-	-	20	20	20	pF
Power Dissipation Capacitance (Notes 5, 6)	C _{PD}	-	5	40	-	-	-	pF
HCT TYPES								
Propagation Delay,	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	25	31	38	ns
Data to Outputs HC/HCT367		C _L = 15pF	5	9	-	-	-	ns
Propagation Delay,	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	30	38	45	ns
Data to Outputs HC/HCT368		C _L = 15pF	5	11	-	-	-	ns
Propagation Delay,	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	35	44	53	ns
Output Enable and Disable to Outputs		C _L = 15pF	5	14	-	-	-	ns
Output Transition Time	t _{TLH} , t _{THL}	C _L = 50pF	4.5	-	12	15	18	ns
Input Capacitance	C _{IN}	-	-	-	10	10	10	pF
Three-State Capacitance	CO	-	=	-	20	20	20	pF
Power Dissipation Capacitance (Notes 5, 6)	C _{PD}	-	5	42	-	-	-	pF

NOTES

- 5. $C_{\mbox{\scriptsize PD}}$ is used to determine the dynamic power consumption, per buffer.
- 6. $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where f_i = Input Frequency, C_L = Output Load Capacitance, V_{CC} = Supply Voltage.

Test Circuits and Waveforms




FIGURE 2. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC




FIGURE 3. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC




FIGURE 4. HC THREE-STATE PROPAGATION DELAY WAVEFORM





FIGURE 5. HCT THREE-STATE PROPAGATION DELAY WAVEFORM



NOTE: Open drain waveforms t_{PLZ} and t_{PZL} are the same as those for three-state shown on the left. The test circuit is Output $R_L = 1k\Omega$ to V_{CC} , $C_L = 50pF$.

FIGURE 6. HC AND HCT THREE-STATE PROPAGATION DELAY TEST CIRCUIT

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated