#### 查询\$N54HCT374 供应商

#### 捷多邦,专业PCB打样**\$N54州①时374**出**\$**N74HCT374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCLS005B – MARCH 1984 – REVISED MAY 1997

SN

- Inputs Are TTL-Voltage Compatible
- Eight D-Type Flip-Flops in a Single Package
- High-Current 3-State True Outputs Can
  Drive up to 15 LSTTL Loads
- Full Parallel Access for Loading
- Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

#### description

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the 'HCT374 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.

An output-enable  $(\overline{OE})$  input places the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

		DW OR VIEW)	N PACKAGE
OE	1	20	] V <sub>CC</sub>
1Q [	2	19	] 8Q
1D [	3	18	] 8D
2D [	4	17	] 7D
2Q [	5	16	] 7Q
3Q [	6	15	] 6Q
3Q [ 3D [	7	14	] 6D
		4.0	

SN54HCT374 ... J OR W PACKAGE

<u>ч</u> Ц	1	ΠUD	
4D [	8	13 🛛 5D	
4Q 🛛	9	12 🛛 5Q	
GND [	10	13 5D 12 5Q 11 CLK	

#### SN54HCT374 ... FK PACKAGE (TOP VIEW)

	1	1	10	ą	OE	Vcc	80 80			
2D 2Q 3Q 3D 4D	5	4 5 7 8	] 3 9∏⊄	Ē.	11	12 20	13	18 [ 17 [ 16 [ 15 [ 14 [	8D 7D 7Q 6Q 6D	
			40	GNI	CLK	50	5D			

OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54HCT374 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HCT374 is characterized for operation from –40°C to 85°C.

	FUNCTION TABLE (each flip-flop)												
	-	INPUTS	OUTPUT										
	OE	CLK	D	Q									
	. 60	$\uparrow$	Н	Н									
S	L	$\uparrow$	L	L									
	L	H or L	Х	Q <sub>0</sub>									
	Н	Х	Х	Z									




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# SN54HCT374, SN74HCT374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS


SCLS005B - MARCH 1984 - REVISED MAY 1997

### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



**To Seven Other Channels** 

#### absolute maximum ratings over operating free-air temperature range<sup>‡</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see Note 1)	±20 mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) (see Note 1)	±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±35 mA
Continuous current through V <sub>CC</sub> or GND	±70 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DW package	97°C/W
N package	67°C/W
Storage temperature range, T <sub>stg</sub>	−65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



# SN54HCT374, SN74HCT374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCLS005B – MARCH 1984 – REVISED MAY 1997

#### recommended operating conditions

			SN54HCT374			SN	74	UNIT	
		Ν		NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	$V_{CC} = 4.5 V \text{ to } 5.5 V$	2			2			V
VIL	Low-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V	0		0.8	0		0.8	V
VI	Input voltage		0		VCC	0		VCC	V
Vo	Output voltage		0		VCC	0		VCC	V
t <sub>t</sub>	Input transition (rise and fall) time		0		500	0		500	ns
Τ <sub>Α</sub>	Operating free-air temperature		-55		125	-40		85	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	NDITIONS	Vaa	Т	A = 25°C	;	SN54H	CT374	SN74H	CT374	UNIT
PARAMETER	TEST CO	NDITION5	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Vau	$V_{I} = V_{IH} \text{ or } V_{IL}$	I <sub>OH</sub> = -20 μA	4.5 V	4.4	4.499		4.4		4.4		V
Voh	VI = VIH OL VIL	I <sub>OH</sub> = -6 mA	4.5 V	3.98	4.3		3.7		3.84		v
Ve	VI = VIH or VIL	I <sub>OL</sub> = 20 μA	4.5 V		0.001	0.1		0.1		0.1	V
VOL		$I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	v
li li	$V_{I} = V_{CC} \text{ or } 0$		5.5 V		±0.1	±100		±1000		±1000	nA
IOZ	$V_{O} = V_{CC} \text{ or } 0$		5.5 V		±0.01	±0.5		±10		±5	μΑ
ICC	$V_I = V_{CC} \text{ or } 0,$	IO = 0	5.5 V			8		160		80	μΑ
∆lCC‡	One input at 0.5 V of Other inputs at 0 or		5.5 V		1.4	2.4		3		2.9	mA
Ci			4.5 V to 5.5 V		3	10		10		10	pF

<sup>†</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

#### timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		Vee	T <sub>A</sub> = 25°C		SN54HCT374		SN74HCT374		UNIT
		Vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f	f <sub>clock</sub> Clock frequency	4.5 V	0	31	0	21	0	25	MHz
<sup>1</sup> clock		5.5 V	0	36	0	23	0	28	
+	Pulse duration, CLK high or low	4.5 V	16		24		20		ns
tw		5.5 V	14		22		18		
	Setup time, data before $CLK\uparrow$	4.5 V	20		30		25		ns
t <sub>su</sub>		5.5 V	17		27		23		
+.	Hold time, data after $CLK \hat{\uparrow}$	4.5 V	10		10		10		ns
th		5.5 V	10		10		10		



#### SN54HCT374, SN74HCT374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCLS005B – MARCH 1984 – REVISED MAY 1997

switching characteristics over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Vee	Τ,	ן = 25°C	;	SN54H	CT374	SN74H	CT374	UNIT
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
4		4.5 V	31	36		21		25		MHz	
fmax			5.5 V	36	40		23		28		
<b>*</b> .	CLK	Anv Q 🚽	4.5 V		30	36		54		45	ns
<sup>t</sup> pd	OLK		5.5 V		25	32		49		41	115
+	OE	Any Q	4.5 V		26	30		45		38	ns
ten	OE	Ally Q	5.5 V		23	27		41		34	115
<b>*</b>	OE	Any Q	4.5 V		23	30		45		38	20
<sup>t</sup> dis	<sup>t</sup> dis OE	Any Q	5.5 V		22	27		41		34	ns
<b>•</b>		Anv Q	4.5 V		10	12		18		15	
tt			5.5 V		9	11		16		14	ns

switching characteristics over recommended operating free-air temperature range,  $C_L = 150 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Vee	Τį	λ = 25°C	;	SN54H	CT374	SN74H	CT374	UNIT
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
+ .	CLK	Anv Q 🗕	4.5 V		40	46		69		58	ns
<sup>t</sup> pd	ULK		Any Q	5.5 V		35	41		62		52
	OE	Apr O	4.5 V		34	40		60		50	-
ten	OE	Any Q	5.5 V		29	36		54		45	ns
		Anv Q	4.5 V		18	42		63		53	
tt			5.5 V		16	38		57		48	ns


## operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
Г	C <sub>pd</sub> Power dissipation capacitance per flip-flop	No load	85	pF



## SN54HCT374, SN74HCT374 **OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS** WITH 3-STATE OUTPUTS

SCLS005B - MARCH 1984 - REVISED MAY 1997



#### PARAMETER MEASUREMENT INFORMATION

- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following
- characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub> = 6 ns, t<sub>f</sub> = 6 ns.
- D. For clock inputs, fmax is measured when the input duty cycle is 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. tpl 7 and tpH7 are the same as tdis.
- G. tpzL and tpzH are the same as ten.
- H. tpLH and tpHL are the same as tpd.

#### Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated