查询SN54HC7032供应商

- **Operation From Very Slow Input Transitions**
- **Temperature-Compensated Threshold** Levels
- **High Noise Immunity**
- Same Pinouts as 'HC32
- **Package Options Include Plastic** Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description

In these devices, each circuit functions as a quadruple OR gate. They perform the Boolean function $Y = \overline{A} \bullet \overline{B}$ or Y = A + B in positive logic. However, because of the Schmitt action, the inputs have different input threshold levels for positive- and negative-going signals.

These circuits are temperature compensated and can be triggered from the slowest of input ramps and still give clean jitter-free output signals.

The SN54HC7032 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC7032 is characterized for operation from -40°C to 85°C.

QUADRUPLE PUSITIVE-UR GATE	-2
WITH SCHMITT-TRIGGER INPUT	٢S
SCLS036B - MARCH 1984 - REVISED MAY 19	_
SN54HC7032 J OR W PACKAGE	


SN74HC7032 ... D OR N PACKAGE

专业PCB打样**SN54HQ7032**出SN74HC7032

ES UTS

(TOP VIEW)								
1A [1 14] V 1B [2 13] 4E 1Y [3 12] 4/ 2A [4 11] 4' 2B [5 10] 3E 2Y [6 9] 3/ GND [7 8] 3'	4 Y 3 4							

SN54HC7032 ... FK PACKAGE (TOP VIEW)



WWW.DZSC.COM NC - No internal connection

	FUNCTION TABLE (each gate)									
	INP	UTS	OUTPUT							
1	А	В	Y							
	Н	Х	Н							
	Х	Н	н							
	L	L	L							




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SN54HC7032, SN74HC7032 QUADRUPLE POSITIVE-OR GATES WITH SCHMITT-TRIGGER INPUTS SCLS036B – MARCH 1984 – REVISED MAY 1997

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, N, and W packages.

logic diagram, each gate (positive logic)



absolute maximum ratings over operating free-air temperature range[‡]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1)	±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ_{JA} (see Note 2): D package	127°C/W
N package	78°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



SN54HC7032, SN74HC7032 **QUADRUPLE POSITIVE-OR GATES** WITH SCHMITT-TRIGGER INPUTS

SCLS036B - MARCH 1984 - REVISED MAY 1997

recommended operating conditions

			SN	SN54HC7032			SN74HC7032		
			MIN	MIN NOM MAX MIN		NOM	MAX	UNIT	
VCC	Supply voltage		2	5	6	2	5	6	V
		$V_{CC} = 2 V$	1.5			1.5			
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15	4	сŅ	3.15			V
		$V_{CC} = 6 V$	4.2	EL		4.2			
		$V_{CC} = 2 V$	0	2	0.5	0		0.5	
VIL	Low-level input voltage	$V_{CC} = 4.5 V$	0	(C)	1.35	0		1.35	V
		$V_{CC} = 6 V$	0	22	1.8	0		1.8	
VI	Input voltage	-	0	,	VCC	0		VCC	V
VO	Output voltage		0		VCC	0		VCC	V
Тд	Operating free-air temperature		-55		125	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Vaa	Т	A = 25°C	;	SN54H	C7032	2 SN74HC7032		UNIT
PARAMETER	TEST CC	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			2 V	1.9	1.998		1.9		1.9		
		I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		
Voh	$V_I = V_{IH} \text{ or } V_{IL}$		6 V	5.9	5.999		5.9		5.9		V
		$I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		
		I _{OH} = -5.2 mA	6 V	5.48	5.8		5.2		5.34		
			2 V		0.002	0.1		0.1		0.1	
		I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1	
V _{OL}	$V_I = V_{IH} \text{ or } V_{IL}$		6 V		0.001	0.1		0.1		0.1	V
		IOL = 4 mA	4.5 V		0.17	0.26		0.4		0.33	
		IOL = 5.2 mA	6 V		0.15	0.26		40.4		0.33	
		-	2 V	0.7	1.2	1.5	0.7	1.5	0.7	1.5	
V _{T+}			4.5 V	1.55	2.5	3.15	1.55	3.15	1.55	3.15	V
			6 V	2.1	3.3	4.2	2.1	4.2	2.1	4.2	
			2 V	0.3	0.6	1	0.3	1	0.3	1	
V _T -			4.5 V	0.9	1.6	2.45	0.9	2.45	0.9	2.45	V
			6 V	1.2	2	3.2	1.2	3.2	1.2	3.2	
V _{T+} – V _{T–}			2 V	0.2	0.6	1.2	0.2	1.2	0.2	1.2	
			4.5 V	0.4	0.9	2.1	0.4	2.1	0.4	2.1	V
			6 V	0.5	1.3	2.5	0.5	2.5	0.5	2.5	
Ц	$V_{I} = V_{CC} \text{ or } 0$		6 V		±0.1	±100		±1000		±1000	nA
ICC	$V_{I} = V_{CC} \text{ or } 0,$	IO = 0	6 V			2		40		20	μA
Ci			2 V to 6 V		3	10		10		10	pF




SN54HC7032, SN74HC7032 QUADRUPLE POSITIVE-OR GATES WITH SCHMITT-TRIGGER INPUTS SCLS036B – MARCH 1984 – REVISED MAY 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	TO (OUTPUT)	Vee	Т	ן = 25°C	;	SN54H	C7032	SN74H	C7032	UNIT
PARAMETER	(INPUT)		Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t pd			2 V		60	130		195		163	
	t _{pd} A or B	A or B Y	4.5 V		18	26		4 39		33	ns
			6 V		14	22	4	2 33		28	
	t _t Any	2 V		28	75	Sn	110		95		
tt		4.5 V		8	15	90	22		19	ns	
			6 V		6	13	44	19		16	

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per gate	No load	20	pF



NOTES: A. CL includes probe and test-fixture capacitance.

B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r = 6 ns.

C. The outputs are measured one at a time with one input transition per measurement.

D. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated