查询SN54HC590A供应商


●多邦、专业PCB打样SN54HC590A出SN74HC590A 8-BIT BINARY COUNTERS WITH 3-STATE OUTPUT REGISTERS SCLS039C - DECEMBER 1982 - REVISED MAY 1997

- 8-Bit Counter With Register
- High-Current 3-State Parallel Register
 Outputs Can Drive up to 15 LSTTL Loads
- Counter Has Direct Clear
- Package Options Include Plastic Small-Outline (D, DW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description

The 'HC590A contain an 8-bit binary counter that feeds an 8-bit storage register. The storage register has parallel outputs. Separate clocks are provided for both the binary counter and storage register. The binary counter features direct clear (CCLR) and count-enable (CCKEN) inputs. A ripple-carry output (RCO) is provided for cascading. Expansion is easily accomplished for two stages by connecting RCO of the first stage to CCKEN of the second stage. Cascading for larger count chains can be accomplished by connecting RCO of each stage to the counter clock (CCLK) input of the following stage.

Both CCLK and the register clock (RCLK) input are positive-edge triggered. If both clocks are connected together, the counter state is always one count ahead of the register. Internal circuitry prevents clocking from the clock enable.




The SN54HC590A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HC590A is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DW, J, N, and W packages.



logic diagram (positive logic) OE _____14 RCLK 13 CCKEN 12 9 RCO CCLK _____ <u>15</u> Q_A 1R Т > C1 CCLR 10 15 R 1R Т > C1 R 1S ____ Q_C 1R Т > C1 R 1S <u>3</u> QD 1R Т > C1 R 1S 4 QE 1R Т > C1 1**S** R 5 QF 1R Т > C1 1**S** R <u>6</u> Q_G 1R Т ⊃**⊳ C**1 1**S** R ____ Q_H 1R > C1 т R 1S

Pin numbers shown are for the D, DW, J, N, and W packages.



absolute maximum ratings over operating free-air temperature range[†]

	ote 1) ±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC}) (s	ee Note 1) ±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC}) \dots$	±35 mA
Continuous current through V _{CC} or GND	±70 mA
Package thermal impedance, θ_{JA} (see Note 2): D	backage 113°C/W
D\	V package 105°C/W
Ν	backage
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions

			SN	54HC59	DA	SN	74HC59	0A	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		2	5	6	2	5	6	V
		$V_{CC} = 2 V$	1.5			1.5			
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15			3.15			V
		VCC = 6 V	4.2			4.2			
	Low-level input voltage	$V_{CC} = 2 V$	0		0.5	0		0.5	
V_{IL}		$V_{CC} = 4.5 V$	0		1.35	0		1.35	V
		$V_{CC} = 6 V$	0		1.8	0		1.8	
VI	Input voltage		0		VCC	0		VCC	V
VO	Output voltage		0		VCC	0		VCC	V
		$V_{CC} = 2 V$	0		1000	0		1000	
tt‡	Input transition (rise and fall) time	$V_{CC} = 4.5 V$	0		500	0		500	ns
		$V_{CC} = 6 V$	0		400	0		400	
ТА	Operating free-air temperature		-55		125	-40		85	°C

[‡] If this device is used in the threshold region (from V_{IL}max = 0.5 V to V_{IH}min = 1.5 V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at $t_t = 1000$ ns and $V_{CC} = 2$ V does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.



DADAMETED	TEO		Vaa	Т	A = 25°C	;	SN54HC590A SN74HC590A			UNIT	
PARAMETER	IES	T CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	1.9	1.998		1.9		1.9		
		I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		
			6 V	5.9	5.999		5.9		5.9		V
VOH	$V_I = V_{IH} \text{ or } V_{IL}$	RCO, I _{OH} = –4 mA	4.5 V	3.98	4.3		3.7		3.84		
		$Q_A - Q_H, I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		
		RCO, I _{OH} = –5.2 mA	6 V	5.48	5.8		5.2		5.34		
		$Q_A - Q_H$, $I_{OH} = -7.8$ mA		5.48	5.8		5.2		5.34		
			2 V		0.002	0.1		0.1		0.1	
		I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1	
			6 V		0.001	0.1		0.1		0.1	
VOL	$V_I = V_{IH} \text{ or } V_{IL}$	RCO, I _{OL} = 4 mA	4.5 V		0.17	0.26		0.4		0.33	V
		$Q_A - Q_H, I_{OL} = 6 \text{ mA}$	4.0 V		0.17	0.26		0.4		0.33	
		RCO, I _{OL} = 5.2 mA	6 V		0.15	0.26		0.4		0.33	
		$Q_A - Q_H$, $I_{OL} = 7.8 \text{ mA}$			0.15	0.26		0.4		0.33	
Ц	$V_{I} = V_{CC} \text{ or } 0$		6 V		±0.1	±100		±1000		±1000	nA
loz	$V_{O} = V_{CC} \text{ or } 0$		6 V		±0.01	±0.5		±10		±5	μΑ
ICC	$V_I = V_{CC} \text{ or } 0,$	IO = 0	6 V			8		160		80	μΑ
Ci			2 V to 6 V		3	10		10		10	pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)



timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			N.	T _A = 2	25°C	SN54H	C590A	SN74H	C590A	UNIT	
			Vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
			2 V	0	4	0	2.5	0	3.2		
fclock	Clock frequency		4.5 V	0	20	0	13		16	MHz	
			6 V	0	24	0	16	0	19		
			2 V	125		200		155			
		CCLK or RCLK high or low	4.5 V	25		38		31			
+	t _w Pulse duration		6 V	21		32		26		20	
١W			2 V	100		150		125		ns	
	CCLR low	4.5 V	20		30		25				
			6 V	17		26		21			
			2 V	100		150		125			
		CCKEN low before CCLK [↑]	4.5 V	20		30		25			
			6 V	17		26		21			
			2 V	100		150		125			
t _{su}	Setup time	CCLR high (inactive) before CCLK [↑]	4.5 V	20		30		25		ns	
			6 V	17		26		21			
			2 V	100		150		125			
		CCLK↑ before RCLK↑†	4.5 V	20		30		25			
			6 V	17		26		21			
			2 V	50		75		60			
th	Hold time	time CCKEN low after CCLK↑ 4.5 V		10		15		12		ns	
			6 V	9		13		11			

[†] This setup time ensures that the register gets stable data from the counter outputs. The clocks may be tied together, in which case the register is one clock pulse behind the counter.



switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

					SN	54HC59	0A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	Vcc	Т	₄ = 25°C	;	MIN		UNIT
				MIN	TYP	MAX		MAX	
			2 V	4	8		2.5		
f _{max}			4.5 V	20	35		13		MHz
			6 V	24	40		16		
			2 V		80	150		225	
^t pd	CCLK↑	RCO	4.5 V		20	31		45	ns
·			6 V		15	26		38	
			2 V		70	130		195	
^t PLH	CCLR↓	RCO	4.5 V		18	28		39	ns
			6 V		14	23		33	
			2 V		70	140		210	_
^t pd	RCLK↑	Q	4.5 V		18	31		42	
			6 V		14	25		36	
			2 V		80	125		185	
ten	OE↓	Q	4.5 V		20	30		37	ns
			6 V		15	28		31	
			2 V		80	125		185	
^t dis	OE↑	Q	4.5 V		20	30		37	ns
			6 V		15	28		31	1
			2 V		38	75		110	
		RCO	4.5 V		8	15		22	
t _t *			6 V		6	13		19	
۲			2 V		38	60		90 ns	
		Q	4.5 V		8	12		18	;
			6 V		6	10		15	

* This parameter is not production tested for the SN54HC590A.



switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

					SN	74HC59	0A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	Vcc	Т	Δ = 25°C	;	MAINI		UNIT
		(001F01)		MIN	TYP	MAX	MIN	MAX	
			2 V	4	8		3.2		
f _{max}			4.5 V	20	35		16		MHz
			6 V 24 40 19	19					
			2 V		80	150		190	
^t pd	CCLK↑	RCO	4.5 V		20	30		38	ns
1			6 V		15	26		33	
			2 V		70	130		165	
^t PLH	CCLR↓	RCO	4.5 V		18	26		33	ns
			6 V		14	22		28	
			2 V		70	140		175	-
^t pd	RCLK↑	Q	4.5 V		18	28		35	
			6 V		14	24		30	
			2 V		80	125		155	
ten	OE↓	Q	4.5 V		20	25		31	ns
			6 V		15	21		26	
			2 V		80	125		155	
^t dis	OE↑	Q	4.5 V		20	25		31	ns
			6 V		15	21		26	
			2 V		38	75		95	
		RCO	4.5 V		8	15		19	
۰.			6 V		6	13		16	
tt			2 V		38	60		75	ns
		Q	4.5 V		8	12		15	5
			6 V		6	10		13	

switching characteristics over recommended operating free-air temperature range, $C_L = 150 \text{ pF}$ (unless otherwise noted) (see Figure 1)

				SN54HC590A					
PARAMETER	FROM (INPUT)	TO (OUTPUT)	Vcc	Тд	_ = 25°C	;	MIN	MAY	UNIT ns ns
		(001101)		MIN	TYP	MAX		MAX	
			2 V		100	300		447	
^t pd	t _{pd} RCLK↑	Q	4.5 V		24	60		90	ns
·			6 V		20	51		77	
			2 V		90	200		300	
t _{en}	OE	Q	4.5 V		23	40		60	ns
			6 V		19	34		51	
			2 V		45	210		315	
t _t *		Q	4.5 V		17	42		63	ns
			6 V		13	36		53	

* This parameter is not production tested for the SN54HC590A.


switching characteristics over recommended operating free-air temperature range, $C_L = 150 \text{ pF}$ (unless otherwise noted) (see Figure 1)

					SN	74HC59	0A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	Vcc	TA	= 25°C	;	MIN	мах	ns
		(001101)		MIN	TYP	MAX	IVIIIN	MAX	
			2 V		100	300		380	
^t pd	RCLK↑	Q	4.5 V		24	60		76	ns
			6 V		20	51		65	
			2 V		90	200		250	
ten	OE	Q	4.5 V		23	40		50	ns
			6 V		19	34		43	
			2 V		45	210		265	
tt		Q	4.5 V		17	42		53	ns
			6 V		13	36		45	

operating characteristics, $T_A = 25^{\circ}C$


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	250	pF





PARAMETER MEASUREMENT INFORMATION

PARAI	METER	RL	CL	S1	S2
	tPZH	1 kΩ	50 pF or	Open	Closed
^L en	ten tPZL		150 pF	Closed	Open
*	tPHZ	1 k Ω	50 pF	Open	Closed
^t dis	^t PLZ	1 K32	50 pr	Closed	Open
t _{pd} or	t _{pd} or t _t		50 pF or 150 pF	Open	Open



PULSE DURATIONS

Input


In-Phase

Output

Out-of-

Phase

Output



VOLTAGE WAVEFORMS SETUP AND HOLD AND INPUT RISE AND FALL TIMES

50%

Vcc

50%

50%

50%

Vcc

0 V

≈ VCC


VOL


VOH

^tPLZ

10%

90%








NOTES: A. C_I includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRK \leq 1 MHz, Z_O = 50 Ω , t_f = 6 ns, t_f = 6 ns.
- D. For clock inputs, $\mathrm{f}_{\mbox{max}}$ is measured when the input duty cycle is 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. t_{PIZ} and t_{PHZ} are the same as t_{dis} .
- G. t_{PZL} and t_{PZH} are the same as t_{en} .
- H. t_{PLH} and t_{PHL} are the same as t_{pd} .





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated