查询SN54HCT377供应商

捷多邦,专业PCB打样**\$N54州①町377**出\$N74HCT377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE SCLS067C – NOVEMBER 1988 – REVISED MAY 1997

- Inputs Are TTL-Voltage Compatible
- Contain Eight Flip-Flops With Single-Rail Outputs
- Clock Enable Latched to Avoid False Clocking
- Applications Include:
 - Buffer/Storage Registers
 - Shift Registers
 - Pattern Generators
- Package Options Include Plastic Small-Outline (DW), and Ceramic Flat (W)
 Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J)
 300-mil DIPs

description

These devices are positive-edge-triggered D-type flip-flops. The 'HCT377 are similar to the 'HCT273 but feature a latched clock-enable (CLKEN) input instead of a common clear.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse if CLKEN is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output. These devices are designed to prevent false clocking by transitions at CLKEN.

SN54HCT37 SN74HCT377		OR	N PACKAGE
CLKEN	1	20	Vcc
1Q [2	19] 8Q
1D [3	18] 8D
2D [4	17] 7D
2Q [5	16] 7Q
3Q [6	15] 6Q
3D [7	14] 6D
4D [8	13] 5D
4Q [9	12] 5Q
GND [10	11] CLK

SN54HCT377 ... FK PACKAGE (TOP VIEW)

1D CLKEN 80 80	
2Q 5 17 3Q 6 16	8D 7D 7Q 6Q 6D

The SN54HCT377 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HCT377 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each flip-flop)										
I	NPUTS	OUTPUT								
CLKEN	CLK	D	Q							
Н	Х	Х	Q ₀							
L	Ŷ	Н	н							
	Ŷ	L	L							
Х	L	Х	Q ₀							
A 601										

电子市场间 www.ozsc.com




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN54HCT377, SN74HCT377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE SCLS067C – NOVEMBER 1988 – REVISED MAY 1997


logic symbol[†]



 † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



CLK _____ > C1 2 1Q 1D _____ 1D > C1 <u>5</u> 2Q 4 2D -1D > C1 6 _____ 3Q 3D -7 1D > C1 9 4Q 8 4D -1D <u>12</u> 5Q > C1 13 5D -1D > C1 15 6Q 6D _____ 1D > C1 <u>16</u> 7Q 7D 17 1D > C1 <u>19</u> 8Q 18 8D -1D





absolute maximum ratings over operating free-air temperature range[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input clamp current, I_{IK} (V _I < 0 or V _I > V _{CC}) (see Note 1)	
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) (see Note 1)	
Continuous output current, I_O ($V_O = 0$ to V_{CC})	
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ_{JA} (see Note 2): DW package	
N package	67°C/W
Storage temperature range, T _{stg}	. −65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions

			SN54HCT377		SN74HCT377			UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	\$ 5.5	4.5	5	5.5	V
VIH	High-level input voltage	V_{CC} = 4.5 V to 5.5 V	2	ľ.		2			V
VIL	Low-level input voltage	V_{CC} = 4.5 V to 5.5 V	0	R	0.8	0		0.8	V
VI	Input voltage		0	1	VCC	0		VCC	V
Vo	Output voltage		0	2	VCC	0		VCC	V
tt	Input transition (rise and fall) times		0	5	500	0		500	ns
Т _А	Operating free-air temperature		-55		125	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Vee	Т	A = 25°C	;	SN54H	CT377	SN74H	CT377	UNIT
PARAMETER	TEST CO	TEST CONDITIONS VCC MIN		TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
VOH	VI = VIH or VIL	I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		V
VОН		$I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.30		3.7	N	3.84		v
Ve	$V_{I} = V_{IH} \text{ or } V_{IL}$	I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1	V
VOL		$I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	v
lj	$V_I = V_{CC} \text{ or } 0$		5.5 V		±0.1	±100	~	±1000		±1000	nA
ICC	$V_I = V_{CC} \text{ or } 0,$	IO = 0	5.5 V			8	22	160		80	μA
∆ICC‡	One input at 0.5 V Other inputs at GN	,	5.5 V		1.4	2.4	10yd	3		2.9	mA
Ci			4.5 V to 5.5 V		3	10		10*		10	pF

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

[‡]This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.



timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			Vee	T _A = 2	25°C	SN54H	СТ377	SN74H	СТ377	UNIT
			Vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f	Clock frequency		4.5 V	0	25	0	17	0	20	MHz
fclock	Clock liequency		5.5 V	0	30	0	19	0	22	
+	t _w Pulse duration	CLK high or low	4.5 V	20		30	2	25		ns
١W			5.5 V	18		28	ĬEV,	23		115
		Data	4.5 V	12		18	IE I	15		
1.	Setup time before CLK [↑]		5.5 V	10		17	Q	14		ns
t _{su}	Setup time before CLK		4.5 V	12		18		15		115
		CLKEN high or low	5.5 V	10		17		14		
		Data	4.5 V	3		3		3		
L	Hold time data after CLK↑	Dala	5.5 V	3		3		3		
th		CLKEN inactive or active	4.5 V	5		5		5		ns
			5.5 V	5		5		5		

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	55.011		SN5			54HCT3	77		
	FROM (INPUT)	TO (OUTPUT)	Vcc	Τį	λ = 25°C	;	MIN	MAX	UNIT
	((0011 01)		MIN	TYP	MAX		WAX	
4			4.5 V	25	31	11.	17		MHz
fmax			5.5 V	30	37	PE	19		IVITIZ
t _{pd} CLK		Anu	4.5 V		15	30		45	ns
	CLK	Any	5.5 V		12	S 28		40	115
tt		Anv	4.5 V		8	15		22	
		Any	5.5 V		6	14		21	ns


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER				SN74HCT377					
	FROM (INPUT)	TO (OUTPUT)	Vcc	Τį	λ = 25°C	;	MIN	MAX	UNIT
	((001101)	(001101)		MIN	TYP	MAX		IVIAA
	4.5 V	25	31		20		MHz		
^t max			5.5 V	30	37		22		
÷.	01/	Apv	4.5 V		15	30		38	50
Чрd	t _{pd} CLK Any	5.5 V		12	28		35	ns	
			4.5 V		8	15		19	-
tt		Any	5.5 V		6	14		17	ns

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	No load	30	pF







NOTES: A. CL includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_Q = 50 Ω , t_f = 6 ns, t_f = 6 ns.
- C. The outputs are measured one at a time with one input transition per measurement.
- D. For clock inputs, $f_{\mbox{max}}$ is measured when the input duty cycle is 50%.
- E. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated