捷多邦,专业PCB打样工厂,**SN54排6**24<u>5</u> SN74HC74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SCLS094B - DECEMBER 1982 - REVISED MAY 1997


 Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


The 'HC74 contain two independent D-type positive-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of CLK. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

The SN54HC74 is characterized for operation over the full military temperature range –55°C to 125°C. The SN74HC74 is characterized for operation from –40°C to 85°C.

SN54HC74...J OR W PACKAGE SN74HC74...D, DB, N, OR PW PACKAGE (TOP VIEW)



SN54HC74...FK PACKAGE (TOP VIEW)



NC – No internal connection

FUNCTION TABLE

	INP	OUTI	PUTS		
PRE	CLR	CLK	D	Q	Q
L	Н	Х	Χ	Н	L
H	0.00	X	Χ	L	Н
D.F.	L	X	Χ	H [†]	н†
Н	Н	\uparrow	Н	Н	L
Н	Н	\uparrow	L	L	Н
Н	Н	L	Χ	Q ₀	\overline{Q}_0

† This configuration is unstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SN54HC74, SN74HC74

DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET


SCLS094B - DECEMBER 1982 - REVISED MAY 1997

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, PW, and W packages.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range‡

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (se		
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CO}$		
Continuous output current, I_O ($V_O = 0$ to V_{CC})		
Continuous current through V _{CC} or GND		
Package thermal impedance, θ_{JA} (see Note 2):		
	DB package	158°C/W
	N package	78°C/W
	PW package	170°C/W
Storage temperature range, T _{stg}		. −65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



SN54HC74, SN74HC74 **DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS** WITH CLEAR AND PRESET SCLS094B - DECEMBER 1982 - REVISED MAY 1997

recommended operating conditions

			S	N54HC74	74 SN74HC74			4	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		2	5	6	2	5	6	V
		V _{CC} = 2 V	1.5			1.5			
ViH	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V
		VCC = 6 V	4.2			4.2			
		V _{CC} = 2 V	0		0.5	0		0.5	
VIL	Low-level input voltage	V _{CC} = 4.5 V	0		1.35	0		1.35	V
		V _{CC} = 6 V	0		1.8	0		1.8	
VI	Input voltage		0		VCC	0		VCC	V
٧o	Output voltage		0		VCC	0		VCC	V
		V _{CC} = 2 V	0		1000	0		1000	
tt	Input transition (rise and fall) time	V _{CC} = 4.5 V	0		500	0		500	ns
		V _{CC} = 6 V	0		400	0		400	
T _A	Operating free-air temperature		-55		125	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		Vaa	Т	A = 25°C	;	SN54HC74		SN74HC74		UNIT					
PARAMETER	IESI CC	SNOTTIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MIN MAX						
			2 V	1.9	1.998		1.9		1.9							
		I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4							
VOH	$V_I = V_{IH}$ or V_{IL}		6 V	5.9	5.999		5.9		5.9		٧					
		$I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84							
		$I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8		5.2		5.34							
			2 V		0.002	0.1		0.1		0.1						
		I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1						
VOL	VI = VIH or VIL		6 V		0.001	0.1		0.1		0.1	V					
		I _{OL} = 4 mA	4.5 V		0.17	0.26		0.4		0.33						
						I _{OL} =	I _{OL} = 5.2 mA	6 V		0.15	0.26		0.4		0.33	
lį	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000		±1000	nA					
Icc	$V_I = V_{CC}$ or 0,	IO = 0	6 V			4		80		40	μΑ					
Ci			2 V to 6 V		3	10		10		10	pF					

SN54HC74, SN74HC74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SCLS094B - DECEMBER 1982 - REVISED MAY 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			V	T _A =	25°C	SN54I	HC74	SN74I	HC74	UNIT
			VCC	MIN	MAX	MIN	MAX	MIN	MAX	ONIT
	f _{clock} Clock frequency		2 V	0	6	0	4.2	0	5	
fclock			4.5 V	0	31	0	21	0	25	MHz
		6 V	0	36	0	25	0	29		
		2 V	100		150		125			
		PRE or CLR low	4.5 V	20		30		25		
t _W Pulse duration		6 V	17		25		21			
	Puise duration		2 V	80		120		100		ns
		CLK high or low	4.5 V	16		24		20		
			6 V	14		20		17		
			2 V	100		150		125		ns
		Data	4.5 V	20		30		25		
١.	Setup time before CLK↑		6 V	17		25		21		
t _{su}	Setup time before CLK		2 V	25		40		30		
		PRE or CLR inactive	4.5 V	5		8		6		
			6 V	4		7		5		
			2 V	0		0		0		ns
t _h Hold time, data after CLK↑		4.5 V	0		0		0			
			6 V	0		0		0		

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	V	T,	λ = 25°C	;	SN54I	HC74	SN74l	HC74	UNIT
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
			2 V	6	10		4.2		5		
fmax			4.5 V	31	50		21		25		MHz
			6 V	36	60		25		29		
			2 V		70	230		345		290	
	PRE or CLR	Q or Q	4.5 V		20	46		69		58	1 1
. .			6 V		15	39		59		49	ns
^t pd			2 V		70	175		250		220	115
	CLK	Q or \overline{Q}	4.5 V		20	35		50		44	
			6 V		15	30		42		37	
			2 V		28	75		110		95	
t _t		Q or \overline{Q}	4.5 V		8	15	·	22		19	ns
			6 V		6	13		19		16	

operating characteristics, $T_A = 25^{\circ}C$


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per flip-flop	No load	35	pF



SN54HC74, SN74HC74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SCLS094B - DECEMBER 1982 - REVISED MAY 1997

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r = 6$ ns, $t_f = 6$ ns.
- C. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated