捷多邦,专业PCB打样工厂**SN54H@132**度SN74HC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SCLS099C - DECEMBER 1982 - REVISED APRIL 1999


Package Options Include Plastic
Small-Outline (D) and Ceramic Flat (W)
Packages, Ceramic Chip Carriers (FK), and
Standard Plastic (N) and Ceramic (J) DIPs

description


The 'HC112 devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of CLK. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops perform as toggle flip-flops by tying J and K high.

The SN54HC112 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HC112 is characterized for operation from –40°C to 85°C.

SN54HC112 . . . J OR W PACKAGE SN74HC112 . . . D OR N PACKAGE (TOP VIEW)



SN54HC112 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE

			OUTPUTS					
	PRE	CLR	CLK	J	K	Q	Q	
	L	Н	X	X	X	Н	L	
	Н	cL0	X	Χ	X	L	Н	
V	L.U.	L	X	Χ	X	H [†]	H [†]	
	Н	Н	\downarrow	L	L	Q_0	\overline{Q}_0	
	Н	Н	\downarrow	Н	L	Н	L	
	Н	Н	\downarrow	L	Н	L	Н	
	Н	Н	\downarrow	Н	Н	Toggle		
	Н	Н	Н	Χ	X	Q ₀	\overline{Q}_0	

[†] This configuration is unstable; that is, it does not persist when either PRE or CLR returns to its inactive (high) level.


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN54HC112, SN74HC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET


SCLS099C - DECEMBER 1982 - REVISED APRIL 1999

logic symbol†



 $[\]dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, N, and W packages.

logic diagram, each flip-flop (positive logic)



SN54HC112, SN74HC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SCLS099C - DECEMBER 1982 - REVISED APRIL 1999

absolute maximum ratings over operating free-air temperature range†

Supply voltage range, V _{CC}	-0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	$\dots \dots \pm 20 \ mA$
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1)	$\dots \dots \pm 20 \ mA$
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	$\dots \dots \pm 25 \text{ mA}$
Continuous current through V _{CC} or GND	$\dots \dots \pm 50 \text{ mA}$
Package thermal impedance, θ_{JA} (see Note 2): D package	113°C/W
N package	78°C/W
Storage temperature range, T _{stg}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions (see Note 3)

			SI	N54HC11	2	SN74HC112		UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		2	5	6	2	5	6	V
		V _{CC} = 2 V	1.5			1.5			
VIH	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V
		V _{CC} = 6 V	4.2			4.2			
	Low-level input voltage	V _{CC} = 2 V	0		0.5	0		0.5	
V_{IL}		V _{CC} = 4.5 V	0		1.35	0		1.35	V
		V _{CC} = 6 V	0		1.8	0		1.8	
٧ _I	Input voltage		0		VCC	0		VCC	V
Vo	Output voltage		0		VCC	0		VCC	V
		V _{CC} = 2 V	0		1000	0		1000	
t _t ‡	Input transition (rise and fall) time	V _{CC} = 4.5 V	0		500	0		500	ns
		V _{CC} = 6 V	0		400	0		400	
T _A	Operating free-air temperature		-55		125	-40		85	°C

[‡] If this device is used in the threshold region (from V_{IL}max = 0.5 V to V_{IH}min = 1.5 V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at t_t = 1000 ns and V_{CC} = 2 V does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN54HC112, SN74HC112 **DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS** WITH CLEAR AND PRESET SCLS099C - DECEMBER 1982 - REVISED APRIL 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Voc	Т	A = 25°C	;	SN54HC112		SN74HC112		UNIT
PARAMETER			VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	1.9	1.998		1.9		1.9		
		I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		
VOH	$V_I = V_{IH}$ or V_{IL}		6 V	5.9	5.999		5.9		5.9		V
		$I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		
		$I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8		5.2		5.34		
			2 V		0.002	0.1		0.1		0.1	1
	VI = VIH or VIL	Ι _Ο L = 20 μΑ	4.5 V		0.001	0.1		0.1		0.1	
VOL			6 V		0.001	0.1		0.1		0.1	V
		I _{OL} = 4 mA	4.5 V		0.17	0.26		0.4		0.33	
		$I_{OL} = 5.2 \text{ mA}$	6 V		0.15	0.26		0.4		0.33	
lį	$V_I = V_{CC}$ or 0	·	6 V		±0.1	±100		±1000		±1000	nA
Icc	$V_I = V_{CC}$ or 0,	IO = 0	6 V			4		80		40	μΑ
Ci		·	2 V to 6 V		3	10		10		10	pF

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			Vaa	T _A =	25°C	SN54F	IC112	SN74H	IC112	UNIT
			VCC	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Clock frequency		2 V		5		3.4		4	
fclock			4.5 V		25		17		20	MHz
			6 V		29		20		24	
			2 V	100		150		125		
t _W		PRE or CLR low	4.5 V	20		30		25		
	Pulse duration		6 V	17		25		21		ns
		CLK high or low	2 V	100		150		125		
			4.5 V	20		30		25		
			6 V	17		25		21		
	Setup time before CLK↓	Data (J, K)	2 V	100		150		125		ns
			4.5 V	20		30		25		
١.			6 V	17		25		21		
t _{su}		PRE or CLR inactive	2 V	100		150		125		
			4.5 V	20		30		25		
			6 V	17		25		21		
			2 V	0		0		0		ns
th	Hold time, data after $CLK \!\!\downarrow$		4.5 V	0		0		0		
			6 V	0		0		0		

SN54HC112, SN74HC112 **DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS** WITH CLEAR AND PRESET SCLS099C - DECEMBER 1982 - REVISED APRIL 1999

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	Vaa	T,	չ = 25°C	;	SN54F	IC112	SN74H	IC112	UNIT
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	5	10		3.4		4		
f _{max}			4.5 V	25	50		17		20		MHz
			6 V	29	60		20		24		
	PRE or CLR	Q or Q	2 V		54	165		245		205	
			4.5 V		16	33		49		41]
			6 V		13	28		42		35	ns
^t pd	CLK	Q or Q	2 V		56	125		185		155	115
			4.5 V		16	25		37		31	
			6 V		13	21		31		26	
		Q or Q	2 V		29	75		110		95	
t _t			4.5 V		9	15		22		19	ns
			6 V		8	13		19		16	

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	35	pF

SCLS099C - DECEMBER 1982 - REVISED APRIL 1999

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50~\Omega$, $t_f = 6$ ns, $t_f = 6$ ns.
- C. For clock inputs, $f_{\mbox{\scriptsize max}}$ is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpl H and tpHI are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated