SCLS125

SN54HC237, SN74HC237 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS WITH ADDRESS LATCHES

D2804, MARCH 1984-REVISED JUNE 1989

- Combines Decoder and 3-Bit Address Latch
- Incorporates 2 Output Enables to Simplify Cascading
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

The 'HC237 is a three-line to eight-line decoder/ demultiplexer with latches on the three address inputs. When the latch-enable (\overline{GL}) is low, the 'HC237 acts as a decoder/demultiplexer. When \overline{GL} goes from low to high, the address present at the select inputs (A, B, and C) is stored in the latches. Further address changes are ignored as long as \overline{GL} remains high. The output enable controls, G1 and $\overline{G2}$, control the outputs independently of the select or latch-enable inputs. All of the outputs are forced low if G1 is low or $\overline{G2}$ is high. The 'HC237 is ideally suited for implementing glitch-free decoders in strobed (stored-address) applications in bus-oriented systems.

The SN54HC237 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC237 is characterized for operation from -40°C to 85°C.


logic symbols (alternatives)‡

A (1) 8D 1 (14) Y0 B (2) 2 1 (13) Y2 C 3 (12) Y3 G1 (6) 8 EN 5 (9) Y6 7 (7) Y7	GL (4)	C8 X/Y	1230
B (2) 2 1 (13) Y1 (13) Y2 (12) Y3 (11) Y4 (10) Y5 (9) Y6	A (1)	8D 1	Y0
G1 (6) & (11) Y3 G1 (5) EN 5 (9) Y6	в (2)	2 1	(13)
G1 (6) & (10) Y5 (9) Y6	C (3)	4	(12)
G2 (5) EN 5 (9) Y6	(6)	8 4	Y4
(7)		EN	(9)
the second secon			(7)


SN54HC237 . . . J PACKAGE SN74HC237 . . . D[†] OR N PACKAGE (TOP VIEW)

1101 112111	
A 1 16 VCC B 2 15 Y0 C 3 14 Y1 GL 4 13 Y2 G2 5 12 Y3 G1 6 11 Y4 Y7 7 10 Y5 GND 8 9 Y6	
	


SN54HC237 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection




[‡]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.





[†]Contact the factory for D availability.

logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.

FUNCTION TABLE

		INF	UTS						OL I	DUTE			
	ENABL	.E		SELEC	Г	OUTPUTS							
GL	G1	G2	С	B	Α	YO	Y1	Y2	Y3	Y4	Y5	Y6	Y7
Х	Х	Н	х	Х	Х	L	L	L	L	L	L	L	L
X	iL.	X.	х	X	Х	L	L	L	L	L	L	L	L
L	н	L	L	L		Н	L	L.	L	L	Ļ	L	L
Ļ	Н	L	L	L	н	L	Н	L	L	L	L	L	L
L	Н	L,	L	Н	L	L	L	Н	L	L	L	L	L
L	Н	Ļ	L	н	Н	L	L	L	Н	L	L	L	L
L	Н	L.	Н	L	L	L.	L	L	L	Н	L	L	_r
L	н	Ĺ.	Н	L	Н	L	L	L	L	L	Н	L	Ł
L.	Н	L	Н	Н	L	L	L	Ł	L	L	L	Н	L
Ĺ	н	L	Н	Н	Н	L	L	L	L	L	L	L	Н
н	н		x	x	×	Outp	uts co	rrespo	nding	to stor	ed add	iress, l	-;
п	п	L	^	^	^	all of	thers,	н					

absolute maximum ratings over operating free-air temperature range†

Supply voltage, VCC
Input clamp current, I _K ($V_1 < 0$ or $V_1 > V_{CC}$)
Output clamp current, IOK (VO < 0 or VO > VCC)±20 mA
Continuous output current, IO (VO = 0 to VCC) ± 25 mA
Continuous current through VCC or GND pins
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package300°C
Lead temperature 1,6 mm (1/16 in) from case for 10 s: D or N package
Storage temperature range65°C to 150°C

[†]Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

	<u> </u>		St	SN54HC237		SN74HC237			LINIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		2	5	6	2	5	6	V
		V _{CC} = 2 V	1.5			1.5			
V_{IH}	High-level input voltage	$V_{CC} = 4.5 V$	1 3.15		1	3.15			V
		V _{CC} = 6 V	4.2		i	4.2	•		
		V _{CC} = 2 V	0		0.3	0		0.3	
V _{IL} Lo	ow-level input voltage	V _{CC} = 4.5 V	0		0.9	0		0.9	V
		VCC = 6 V	0		1.2	0	•	1.2	
٧į	Input voltage		0		VCC	0		Vcc	V
۷o	Output voltage		C		Vcc	0		Vcc	V
		V _{CC} = 2 V	0		1000	0		1000	
t _t	Input transition (rise and fall) times	V _{CC} ≈ 4.5 V	j o		500	0		500	ns
		V _{CC} = 6 V	0		400	0		400	
TA	Operating free-air temperature		- 55		125	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	٠,,	TA = 25°C			SN54	HC237	SN74HC237		UNIT
	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
		2 V	1.9	1.998		1.9		1.9		
	$V_{I} = V_{IH}$ or V_{IL} , $I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4		
∨он	•	6 V	5.9	5.999		5.9		5.9		٧
	VI = VIH or VIL, IOH = -4 mA	4.5 V	3.98	4.30		3.7		3.84		
	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -5.2$ mA	6 V	5.48	5.80		5.2		5.34		
		2 V		0.002	0.1		0.1		0.1	
	$V_I = V_{IH}$ or V_{IL} , $I_{OL} = 20 \mu A$	4.5 V	}	0.001	0.1		0.1		0.1	
Vol		6 V]	0.001	0.1		0.1		0.1	٧
	$V_I = V_{IH}$ or V_{IL} , $I_{OL} = 4$ mA	4.5 V		0.17	0.26		0.4		0.33	
	$V_{I} = V_{IH}$ or V_{IL} , $I_{OL} = 5.2$ mA	6 V		0.15	0.26		0.4		0.33	
l _l	VI = VCC or 0	6 V		±0.1	±100		± 1000		±1000	nΑ
lcc	$V_I = V_{CC}$ or 0, $I_O = 0$	6 V			8		160		80	μА
C;		2 to 6 V		3	10		10		10	ρF

SN54HC237, SN74HC237 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS WITH ADDRESS LATCHES

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		V	Tρ	= 25	°C	SN54	HC237	SN74	HC237	UNIT
		Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONLI
		2 V	80			120		100		
t _W	Pulse duration, GL low	4.5 V	16			24		20		ns
		6 V	14			20		17		•
		2 V	75			115		95		
t _{su}	Setup time, A, B, or C before GL?	4.5 V	15			23		19		กร
		6 V	13			20		16		
th		2 V	5			5		5		
	Hold time, A, B, and C after \overline{GL} 1	4.5 V	5			5		5		ns
		6 V	5			5		5		1

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50$ pF (see Note 1)

PARAMETER	EDOM (INDUT)	TO JOURNAL TO	V	TA	T _A = 25°C		SN54I	HC237	SN741	4C237	UNIT
FARAMETER	FROM (INPUT)	TO (OUTPUT)	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
		i	2 V		91	190		285		240	
t _{pd}	A, B, C	Any	4.5 V		23	38		57		48	ns
ĺ	!		6 V		17	32		48	' '	41	
			2 V		66	145		220	ļ	181	
tpd	<u></u>	Any	4.5 V		18	29		44	,	36	ns
			6 V		13	25	ĺ	37	[]	31	
			2 V		68	145		220		181	
t _{pd}	G1	Any	4.5 V		18	29]	44	ļ	36	ns
			6 V	İ	14	25	ļ	37		31	
			2 V		92	190		285		240	
tpd	ĞĹ	Any	4.5 V		24	38	ļ	57		48	ns
·			6 V	1	19	32	ĺ	48	ĺ	41	
			2 V	j -	38	75		110	ļ —	95	
tt		Any,	4.5 V		. 8	15	1	22		19	ns
			6 V		_6	13	Ĺ	19	<u> </u>	16	

	Y**	 	
C _{pd}	Power dissipation capacitance	No load, TA = 25°C	85 pF typ

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated