OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

D2684, DECEMBER 1982-REVISED SEPTEMBER 1987

- High-Current 3-State Output Drive Bus-Lines Directly or Up to 15 LSTTL Loads
- Bus-Structured Pinout
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil
- Dependable Texas Instruments Quality and Reliability

description

These 8-bit latches feature three-state outputs designed specifically for bus driving. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight-bit edge-triggered D-type flip-flops enter data on the low-to-high transition of the clock.

An output-control (\overline{OC}) input can be used to place the eight outputs in either a normal logic state (high or low levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased high-logic level provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.

An output control does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54HC564 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC564 is characterized for operation from -40°C to 85°C.


FUNCTION TABLE (EACH FLIP-FLOP)

ļ (NPUTS	OUTPUT	
<u>oc</u>	CLK	D	₫
L	t	Н	L
L	t	L	H
L	L	Х	₫0
Н	×	×	Z


SN54HC564 . . . J PACKAGE SN74HC564 . . . DW OR N PACKAGE (TOP VIEW)

2D 3D 5D 6D 3D 3D 3D 3D 3D 3D 3	1	VCI 12
6D 7	7 14	
GND ☐	10 11	CLK

SN54HC564 . . . FK PACKAGE



logic symbol†




This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas leaturements standard warrenty. Production processing does not necessarily include testing of all peremeters.



Copyright © 1982, Texas Instruments Incorporated

logic diagram (positive logic)



SN54HC564, SN74HC564 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range

Supply voltage range, VCC	-0.5	V to 7 V
Input clamp current, IIK ($V_1 < 0$ or $V_1 > V_{CC}$)		
Output clamp current, l_{OK} ($V_O < 0$ or $V_O > V_{CC}$)		\pm 20 mA
Continuous output current, IO (VO = 0 to VCC)		$\pm35~\text{mA}$
Continuous current through VCC or GND pins		± 70 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package		
Lead temperature 1,6 mm (1/16 in) from case for 10 s: DW or N package		. 260°C
Storage temperature range		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			SI	SN74HC564					
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
۷çc	Supply voltage		2	5	6	2	5	6	V
		V _{CC} = 2 V	1.5			1.5			
V_{iH}	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			3.15			V
		V _{CC} = 6 V	4.2			4.2			
	·	V _{CC} = 2 V	0		0.3	0		0.3	
V_{IL}	Low-level input voltage	$V_{CC} = 4.5 \text{ V}$	0		0.9	0		0.9	V
		$V_{CC} = 6 V$	0		1.2	0		1.2	
٧ _I	Input voltage		0		Vcc	0		Vcc	٧
٧o	Output voltage		0		VCC	0		Vcc	V
		V _{CC} = 2 V	0		1000	0		1000	
tt	Input transition (rise and fall) times	$V_{CC} = 4.5 V$	0		500	0		500	ns
		$V_{CC} = 6 V$	0		400	0		400	
TΑ	Operating free-air temperature		- 55	** 0	125	-40		85	°

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	TA = 25°C			SN54	HC564	SN74HC564		
		VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	1.998		1.9		1.9		
	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4		
∨он [6 V	5.9	5.999		5.9		5.9		V
	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -6$ mA	4.5 V	3.98	4.30		3.7		3.84		
	$V_{I} = V_{IH}$ or V_{IL} , $I_{OH} = -7.8$ mA	6 V	5.48	5.80		5.2	_	5.34		
		2 V		0.002	0.1		0.1		0.1	
	$V_{\parallel} = V_{\parallel} \text{H or } V_{\parallel} \text{L}, I_{\text{OL}} = 20 \mu\text{A}$	4.5 V		0.001	0.1		0.1	1	0.1	
VOL		6 V		0.001	0.1		0.1		0.1	V
	$V_I = V_{IH}$ or V_{IL} , $I_{OL} = 6$ mA	4.5 V		0.17	0.26		0.4		0.33	
	$V_I = V_{IH}$ or V_{IL} , $I_{OL} = 7.8$ mA	6 V		0.15	0.26		0.4		0.33	
lş (Al = ACC or 0	6 V		±0.1	± 100	1	1000	±	1000	nA
loz	VO = VCC or 0	6 V		±0.01	±0.5		±10		±5	μА
Icc	$V_I = V_{CC}$ or 0, $I_O = 0$	6 V			8		160		80	μА
CI		2 to 6 V		3	10		10		10	pF

SN54HC564, SN74HC564 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			TA =	TA = 25°C			SN74HC564		
		Vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	0	6	0	4.2	0	5	
fclock	Clock frequency	4.5 V	0	31	0	21	0	25	MHz
		6 V	0	36	0	25	0	29	i
		2 V	80		120		100		
tw	Pulse duration, CLK high or low	4.5 V	16		24		20		ns
		6 V	14		20		17		
		2 V	100		150		125		
t _{su}	Setup time, data before CLK1	4.5 V	20		30		25		ns
		6 V	17		26		21		
	Hold time, data after CLK†	2 V	5		5		5		
th		4.5 ∨	5		5		5		ns
		6 V	5		5		5		1

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50 \ pF$ (see Note 1)

PARAMETER	FROM	то	J 77	T _A	= 25	°C	SN54HC564		SN74HC564		UNIT
PANAMIETEN	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	6	11		4.2		5		
f _{max}			4.5 V	31	36		21		25		MHz
			6 V	36	40		25		29		
			2 V		54	180		270		225	
tpd	CLK	Any Q	4.5 V	1	18	36	ĺ	54		45	ns
,			6 V	1	15	31		46		38	
			2 V		45	150		225		190	
^t en	oc	Any Q	4.5 V		15	30		45		38	ns
			6 V	Ì	13	26		38	1	32	
_			2 V	1	45	150		225		190	
t _{dis}	oc	Any Q	4.5 V		15	30		45		38	ns
			6 V		13	26		38		32	
			2 V		28	60		90		75	
tt		Any Q	4.5 V		8	12		18		15	ns
			6 V		6	10		15	1	13	

Cpd	Power dissipation capacitance per flip-flop	No load, TA = 25°C	100 pF typ

Note 1: Load circuits and voltage waveforms are shown in Section 1.

SN54HC564, SN74HC564 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 150 \text{ pF}$ (see Note 1)

PARAMETER	FROM	10	V	TA	= 25	°C	SN54	HC564	SN74	HC564	
PANAMICIEN	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	_		2 V		75	230]	345		290	
tpd	D	Any ₫	4.5 V		24	46	Ì	69		58	пѕ
			6 V		21	34	[58	ĺ	49	
			2 V	1	57	200		300		250	
ten	<u>oc</u>	Any Q	4.5 V		19	40	1	60		50	กร
		1	6 V	1	17	34	1	51		43	
			2 V		60	210		315		265	
tt		Any <u>Q</u>	4.5 V		17	42	i	63		53	ns
			6 V		14	36		53		45	

Note 1: Load circuits and voltage waveforms are shown in Section 1.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated