查询\$N54HC4020供应商

捷多邦,专业PCB打样**、SN54H04020**出SN74HC4020 14-BIT ASYNCHRONOUS BINARY COUNTERS

SCLS158C - DECEMBER 1982 - REVISED FEBRUARY 2000


 Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

description

These devices are 14-stage binary ripple-carry counters that advance on the negative-going edge of the clock pulse. The counters are reset to zero (all outputs low) independently of the clock (CLK) input when the clear (CLR) input goes high.


The SN54HC4020 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74HC4020 is characterized for operation from -40° C to 85° C.

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, DB, J, N, PW, and W packages.






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Copyright © 2000, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SCLS158C - DECEMBER 1982 - REVISED FEBRUARY 2000

logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, N, PW, and W packages.

absolute maximum ratings over operating free-air temperature range[†]

Supply voltage range, V _{CC}		. -0.5 V to 7 V
Input clamp current, I_{IK} (V _I < 0 or V _I > V _{CC}) (se	ee Note 1)	±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CO}	C) (see Note 1)	±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	-	±25 mA
Continuous current through V _{CC} or GND		±50 mA
Package thermal impedance, θ_{JA} (see Note 2):	: D package	73°C/W
	DB package	82°C/W
	N package	67°C/W
	PW package	108°C/W
Storage temperature range, T _{stg}	••••••	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



SCLS158C - DECEMBER 1982 - REVISED FEBRUARY 2000

SN54HC4020 SN74HC4020 UNIT MIN NOM MAX MIN NOM MAX 2 VCC Supply voltage 5 6 2 5 6 V $V_{CC} = 2 V$ 1.5 1.5 VCC = 4.5 V 3.15 3.15 V Vін High-level input voltage VCC = 6 V4.2 4.2 $V_{CC} = 2 V$ 0 0.5 0 0.5 V Low-level input voltage $V_{CC} = 4.5 V$ 0 1.35 0 1.35 VIL $V_{CC} = 6 V$ 0 1.8 0 1.8 0 0 V VI Input voltage VCC VCC 0 0 V Vo Output voltage VCC Vcc $V_{CC} = 2 V$ 0 0 1000 1000 $V_{CC} = \overline{4.5 V}$ tt Input transition (rise and fall) time 0 500 0 500 ns $V_{CC} = 6 V$ 0 400 0 400 Operating free-air temperature -55 125 -40 85 °C T_A

recommended operating conditions (see Note 3)

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS V _C	Vee	T _A = 25°C			SN54HC4020		SN74HC4020		UNIT	
FARAWETER		Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
		2 V	1.9	1.998		1.9		1.9			
		I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		
VOH	$V_I = V_{IH} \text{ or } V_{IL}$		6 V	5.9	5.999		5.9		5.9		V
		I _{OH} = -4 mA	4.5 V	3.98	4.3		3.7		3.84		
		I _{OH} = -5.2 mA	6 V	5.48	5.8		5.2		5.34		
V _{OL} V _I = V _{IH} or V _{IL}	I _{OL} = 20 μA	2 V		0.002	0.1		0.1		0.1		
		4.5 V		0.001	0.1		0.1		0.1		
		6 V		0.001	0.1		0.1		0.1	V	
	I _{OL} = 4 mA	4.5 V		0.17	0.26		0.4		0.33		
	I _{OL} = 5.2 mA	6 V		0.15	0.26		0.4		0.33		
Ц	$V_I = V_{CC} \text{ or } 0$		6 V		±0.1	±100		±1000		±1000	nA
Icc	$V_I = V_{CC} \text{ or } 0,$	IO = 0	6 V			8		160		80	μΑ
Ci			2 V to 6 V		3	10		10		10	pF



SCLS158C - DECEMBER 1982 - REVISED FEBRUARY 2000

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			Vac		25°C	SN54H	C4020	SN74H	C4020	UNIT
			Vcc	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock} Clock frequency			2 V	0	5.5	0	3.7	0	4.3	
		4.5 V	0	28	0	19	0	22	MHz	
			6 V	0	33	0	22	0	25	
		CLK high or low	2 V	90		135		115		
			4.5 V	18		27		23		
.	Pulse duration			6 V	15		23		20	
tw	Fuise duration	CLR high	2 V	70		105		90		115
			CLR high	4.5 V	14		21		18	
			6 V	12		18		25		
	t _{SU} Setup time, CLR inactive before CLK↓		2 V	60		90		75		
t _{su}			4.5 V	12		18		15		ns
			6 V	10		15		13		

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	TO (OUTPUT)	N	Т	λ = 25°C	;	SN54H	C4020	SN74H	C4020	UNIT		
	(INPUT)		Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT		
			2 V	5.5	10		3.7		4.3				
fmax			4.5 V	28	45		19		22		MHz		
			6 V	33	53		22		25				
t _{pd} CLK		QA	2 V		62	150		225		190	ns		
	CLK		4.5 V		16	30		45		38			
			6 V		12	26		38		32			
			2 V		63	140		210		175			
^t PHL	CLR	Any	4.5 V		17	28		42		35	ns		
					6 V		13	24		36		30	
	Any		2 V		28	75		110		95			
tt		Any	4.5 V		8	15		22		19	ns		
			6 V		6	13		19		16			

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance	No load	88	pF



SCLS158C - DECEMBER 1982 - REVISED FEBRUARY 2000



NOTES: A. $C_{\mbox{L}}$ includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r = 6 ns.
- C. For clock inputs, fmax is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated