#### 查询SN54LV138 供应商

## 捷多邦,专业PCB打样工厂 SN5411/1138 (SN74LV138 **3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS**

A

В

С

G2A

G2B

G1

Y7

GND | 8

С

5

6

8

G2A

NC

G2B

G1

3

4

5

6

NC A B

2

10 11 12

NC - No internal connection

SN54LV138 ... FK PACKAGE (TOP VIEW)

Vcc

20 19 1

2

17

16

14 Y4

WWW.DZSC.COM

Υ5

Y1 18

Y2

NC

Y3 15

SN54LV138 ... J OR W PACKAGE SN74LV138 . . . D, DB, OR PW PACKAGE

(TOP VIEW)

SCLS190D - FEBRUARY 1993 - REVISED JULY 1996

16 VCC

14 Y1

13 **1** Y2

12 Y3

11 🛛 Y4

10 Y5

9 Y6

15] Y0


**EPIC**<sup>™</sup> (Enhanced-Performance Implanted CMOS) 2-µ Process

- Typical VOLP (Output Ground Bounce) < 0.8 V at V<sub>CC</sub>,  $T_A = 25^{\circ}C$
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) > 2 V at V<sub>CC</sub>,  $T_A = 25^{\circ}C$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs

#### description

These 3-line to 8-line decoders/demultiplexers are designed for 2.7-V to 5.5-V V<sub>CC</sub> operation.

The 'LV138 are designed for high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.



The SN74LV138 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LV138 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LV138 is characterized for operation from -40°C to 85°C. WWW.DZSC.COM



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Cis a trademark of Texas Instruments Incorporated.



SCLS190D - FEBRUARY 1993 - REVISED JULY 1996

	FUNCTION TABLE												
ENABLE INPUTS SELECT INPUTS							OUT	PUTS					
G1	G2A	G2B	С	В	Α	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
Х	Н	Х	Х	Х	Х	н	Н	Н	Н	Н	Н	Н	Н
Х	Х	н	Х	Х	Х	н	Н	Н	Н	Н	Н	Н	н
L	Х	Х	Х	Х	Х	н	Н	Н	Н	Н	Н	Н	н
н	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	н
н	L	L	L	L	Н	н	L	Н	Н	Н	Н	Н	н
н	L	L	L	Н	L	н	Н	L	Н	Н	Н	Н	н
н	L	L	L	Н	Н	н	Н	Н	L	Н	Н	Н	н
н	L	L	н	L	L	н	Н	Н	Н	L	Н	Н	н
н	L	L	н	L	Н	н	Н	Н	Н	Н	L	Н	н
н	L	L	н	Н	L	н	Н	Н	Н	Н	Н	L	н
н	L	L	н	Н	Н	н	Н	Н	Н	Н	Н	Н	L


### logic symbols (alternatives)<sup>†</sup>



<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, DB, J, PW, and W packages.



SCLS190D - FEBRUARY 1993 - REVISED JULY 1996





SCLS190D - FEBRUARY 1993 - REVISED JULY 1996

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ Input voltage range, $V_I$ (see Note 1) Output voltage range, $V_O$ (see Notes 1 and 2) Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) Continuous current through $V_{CC}$ or GND Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3	$\begin{array}{cccc} -0.5 \ \text{V to } \ \text{V}_{\text{CC}} + 0.5 \ \text{V} \\ -0.5 \ \text{V to } \ \text{V}_{\text{CC}} + 0.5 \ \text{V} \\ \pm 20 \ \text{mA} \\ \pm 50 \ \text{mA} \\ \pm 50 \ \text{mA} \\ \pm 50 \ \text{mA} \\ \end{array}$
Storage temperature range, T <sub>stg</sub>	PW package 0.5 W 65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 7 V maximum.
- 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

#### recommended operating conditions (see Note 4)

			SN54L	V138	SN74L	SN74LV138		
			MIN	MAX	MIN	MAX	UNIT	
VCC	Supply voltage		2.7	5.5	2.7	5.5	V	
VIH	High lovel input veltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		2		V	
	High-level input voltage	$V_{CC} = 4.5 V \text{ to } 5.5 V$	3.15		3.15		v	
VIL	Low-level input voltage	V <sub>CC</sub> = 2.7 V to 3.6 V		0.8		0.8	V	
	Low-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V		1.65		1.65		
VI	Input voltage		0	Vcc	0	VCC	V	
VO	Output voltage		0	VCC	0	VCC	V	
lau	High lovel output ourrent	V <sub>CC</sub> = 2.7 V to 3.6 V	na	-6		-6	mA	
юн	High-level output current	$V_{CC}$ = 4.5 V to 5.5 V	Po A	-12		-12	mA	
1		V <sub>CC</sub> = 2.7 V to 3.6 V	Y	6		6	mA	
IOL	Low-level output current $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$			12		12		
$\Delta t / \Delta v$	Input transition rise or fall rate		0	100	0	100	ns/V	
Т <sub>А</sub>	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



SCLS190D - FEBRUARY 1993 - REVISED JULY 1996

			SN54LV138			SN	· · · · · ·			
PARAMETER	TEST CO	Vcc <sup>†</sup>	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
	I <sub>OH</sub> = -100 μA	MIN to MAX	V <sub>CC</sub> -0.	.2		V <sub>CC</sub> -0.	2			
VOH	I <sub>OH</sub> = -6 mA		3 V	2.4			2.4			V
	$I_{OH} = -12 \text{ mA}$		4.5 V	3.6			3.6			
	I <sub>OL</sub> = 100 μA		MIN to MAX			0.2			0.2	
VOL	I <sub>OL</sub> = 6 mA		3 V			0.4			0.4	V
	I <sub>OL</sub> = 12 mA		4.5 V		25	0.55			0.55	
l.	$V_{I} = V_{CC}$ or GND	3.6 V		Q.	±1			±1	μΑ	
łį			5.5 V		NC	±1			±1	μΑ
	$V_{I} = V_{CC} \text{ or } GND$	$I_{O} = 0$	3.6 V		20	20			20	μA
lcc	AL= ACC OLOND	10 = 0	5.5 V	44	V.	20			20	μА
∆ICC	One input at V <sub>CC</sub> – 0.6 V	Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			500			500	μA
0		3.3 V	2.5		2.5					
Ci	$V_{I} = V_{CC} \text{ or } GND$		5 V		2.1			2.1		pF

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

Γ							SN54L	_V138					
	PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 V \pm 0.5 V$			$V_{CC}$ = 3.3 V $\pm$ 0.3 V			V <sub>CC</sub> = 2.7 V		UNIT	
		(		MIN	TYP	MAX	MIN	TYP	MAX	MIN	MAX	1	
Γ	<b>.</b> .	A, B, or C	V		8	<b>x</b> 16		10 👌	21	~	26		
	<sup>t</sup> pd	Enable	Ť		8	19		10	23		29	ns	

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


						SN74L	_V138					
PARAMETER		TO (OUTPUT)	$V_{CC}$ = 5 V $\pm$ 0.5 V		$V_{CC}$ = 3.3 V $\pm$ 0.3 V			V <sub>CC</sub> = 2.7 V		UNIT		
		(0011 01)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	MAX		
· .	A, B, or C	V		8	16		10	21		26	-	
<sup>t</sup> pd	Enable	T		8	19		10	23		29	ns	

### operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CO	Vcc	TYP	UNIT	
	Dower dissinction conscitance per channel	C <sub>L</sub> = 50 pF,	f = 10 MHz	3.3 V	47	лE
Cpd	Power dissipation capacitance per channel			5 V	49	pF



SCLS190D - FEBRUARY 1993 - REVISED JULY 1996



- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns. D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.





#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated