

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SCLS190D – FEBRUARY 1993 – REVISED JULY 1996

- **EPIC™ (Enhanced-Performance Implanted CMOS) 2-μ Process**
- **Typical V_{OLP} (Output Ground Bounce) $< 0.8 V$ at V_{CC} , $T_A = 25^\circ C$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) $> 2 V$ at V_{CC} , $T_A = 25^\circ C$**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs**

description

These 3-line to 8-line decoders/demultiplexers are designed for 2.7-V to 5.5-V V_{CC} operation.


The 'LV138 are designed for high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The conditions at the binary-select inputs and the three enable inputs select one of eight output lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.


The SN74LV138 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LV138 is characterized for operation over the full military temperature range of $-55^\circ C$ to $125^\circ C$. The SN74LV138 is characterized for operation from $-40^\circ C$ to $85^\circ C$.

SN54LV138 . . . J OR W PACKAGE
SN74LV138 . . . D, DB, OR PW PACKAGE
(TOP VIEW)



SN54LV138 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

SN54LV138, SN74LV138


3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SCLS190D – FEBRUARY 1993 – REVISED JULY 1996

FUNCTION TABLE

ENABLE INPUTS			SELECT INPUTS			OUTPUTS							
G1	$\overline{G2A}$	$\overline{G2B}$	C	B	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	H	X	X	X	X	H	H	H	H	H	H	H	H
X	X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	L	H	H	L	H	H	H	H	H	H
H	L	L	L	H	L	H	H	L	H	H	H	H	H
H	L	L	L	H	H	H	H	L	H	H	H	H	H
H	L	L	H	L	L	H	H	H	H	L	H	H	H
H	L	L	H	L	H	H	H	H	H	H	L	H	H
H	L	L	H	H	L	H	H	H	H	H	H	L	H
H	L	L	H	H	H	H	H	H	H	H	H	H	L

logic symbols (alternatives)†




† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, DB, J, PW, and W packages.

SN54LV138, SN74LV138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SCLS190D – FEBRUARY 1993 – REVISED JULY 1996

logic diagram (positive logic)



SN54LV138, SN74LV138

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SCLS190D – FEBRUARY 1993 – REVISED JULY 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND	± 50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): D package	1.3 W
DB package	0.55 W
PW package	0.5 W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. This value is limited to 7 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

recommended operating conditions (see Note 4)

		SN54LV138		SN74LV138		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	5.5	2.7	5.5	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		2		V
		$V_{CC} = 4.5$ V to 5.5 V		3.15		
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8		V
		$V_{CC} = 4.5$ V to 5.5 V		1.65		
V_I	Input voltage	0	V_{CC}	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V to 3.6 V		-6		mA
		$V_{CC} = 4.5$ V to 5.5 V		-12		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V to 3.6 V		6		mA
		$V_{CC} = 4.5$ V to 5.5 V		12		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	100	0	100	ns/V
T_A	Operating free-air temperature	-55	125	-40	85	$^\circ\text{C}$

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

SN54LV138, SN74LV138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SCLS190D – FEBRUARY 1993 – REVISED JULY 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V _{CC} †	SN54LV138			SN74LV138			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
V _{OH}	I _{OH} = -100 μA		MIN to MAX	V _{CC} -0.2			V _{CC} -0.2			V
	I _{OH} = -6 mA		3 V	2.4			2.4			
	I _{OH} = -12 mA		4.5 V	3.6			3.6			
V _{OL}	I _{OL} = 100 μA		MIN to MAX	0.2			0.2			V
	I _{OL} = 6 mA		3 V	0.4			0.4			
	I _{OL} = 12 mA		4.5 V	0.55			0.55			
I _I	V _I = V _{CC} or GND		3.6 V	±1			±1			μA
			5.5 V	±1			±1			
I _{CC}	V _I = V _{CC} or GND	I _O = 0	3.6 V	20			20			μA
			5.5 V	20			20			
ΔI _{CC}	One input at V _{CC} - 0.6 V	Other inputs at V _{CC} or GND	3 V to 3.6 V	500			500			μA
C _i	V _I = V _{CC} or GND		3.3 V	2.5			2.5			pF
			5 V	2.1			2.1			

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LV138						UNIT		
			V _{CC} = 5 V ± 0.5 V			V _{CC} = 3.3 V ± 0.3 V				V _{CC} = 2.7 V	
			MIN	TYP	MAX	MIN	TYP	MAX		MIN	MAX
t _{pd}	A, B, or C	Y	8	16		10	21		26	ns	
	Enable		8	19		10	23		29		

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN74LV138						UNIT		
			V _{CC} = 5 V ± 0.5 V			V _{CC} = 3.3 V ± 0.3 V				V _{CC} = 2.7 V	
			MIN	TYP	MAX	MIN	TYP	MAX		MIN	MAX
t _{pd}	A, B, or C	Y	8	16		10	21		26	ns	
	Enable		8	19		10	23		29		


operating characteristics, T_A = 25°C

PARAMETER	TEST CONDITIONS	V _{CC}	TYP	UNIT
C _{pd} Power dissipation capacitance per channel	C _L = 50 pF, f = 10 MHz	3.3 V	47	pF
		5 V	49	

SN54LV138, SN74LV138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS





SCLS190D – FEBRUARY 1993 – REVISED JULY 1996

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _Z
t _{PHZ} /t _{PZH}	GND

WAVEFORM CONDITION	V _{CC} = 4.5 V to 5.5 V	V _{CC} = 2.7 V to 3.6 V
V _m	0.5 × V _{CC}	1.5 V
V _i	V _{CC}	2.7 V
V _Z	2 × V _{CC}	6 V



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PZL} and t_{PZH} are the same as t_{dis}.
 - t_{PZL} and t_{PZH} are the same as t_{en}.
 - t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.