### 查询SN54HC32供应商

## 捷多邦,专业PCB打样工厂, SN54HC32; SN74HC32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

SCLS200B - DECEMBER 1982 - REVISED MAY 1997

Package Options Include Plastic SN54HC32 ... J OR W PACKAGE SN74HC32 ... D, DB, N, OR PW PACKAGE Small-Outline (D), Shrink Small-Outline (TOP VIEW) (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip 14 Vcc 1A Carriers (FK), and Standard Plastic (N) and 13 4B 1B Ceramic (J) 300-mil DIPs 12 4A 1Y [ 3 2A [ **Π** 4Υ 4 11 description 2B 🛛 5 10 3B These devices contain four independent 2-input 2Y 🛛 9 🛛 3A 6 OR gates. They perform the Boolean function GND [ 8 I 3Y 7  $Y = \overline{A \bullet B}$  or Y = A + B in positive logic. SN54HC32 ... FK PACKAGE The SN54HC32 is characterized for operation (TOP VIEW) over the full military temperature range of -55°C 11A VCC 4BC to 125°C. The SN74HC32 is characterized for operation from -40°C to 85°C. 3 2 1 20 19 1Y <u>18</u>П 4A **FUNCTION TABLE** NC NC (each gate) 17 5 2A 16 4Y INPUTS 6 OUTPUT NC 15 NC Π7 Y в Α 2B 14 3B 8 Н Х Н 9 10 11 12 13 Н Х H. GND ЗA 2 L L L NC - No internal connection logic symbol<sup>†</sup> WWW.DZSC.COM 1 **1A** ≥1 3 2 **1B** 4 2A 6 5 2Y 2**B** 9 3A 8 10 3Y 3B 12 11 13 4B <sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, PW, and W packages. logic diagram (positive logic)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



в

## SN54HC32, SN74HC32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

SCLS200B - DECEMBER 1982 - REVISED MAY 1997

### absolute maximum ratings over operating free-air temperature range<sup>†</sup>

Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ). Continuous current through $V_{CC}$ or GND Package thermal impedance, $\theta_{JA}$ (see Note 2):	-0.5 V to 7 V e Note 1)
Storage temperature range, Istg	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

### recommended operating conditions

			S	SN54HC32		SN74HC32			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage		2	5	6	2	5	6	V
		$V_{CC} = 2 V$	1.5			1.5			
VIH	VIH High-level input voltage	$V_{CC} = 4.5 V$	3.15			3.15			V
		$V_{CC} = 6 V$	4.2			4.2			
		$V_{CC} = 2 V$	0		0.5	0		0.5	v
VIL	V <sub>IL</sub> Low-level input voltage	$V_{CC} = 4.5 V$	0		1.35	0		1.35	
		$V_{CC} = 6 V$	0		1.8	0		1.8	
VI	Input voltage		0		VCC	0		VCC	V
VO	Output voltage		0		VCC	0		VCC	V
		V <sub>CC</sub> = 2 V	0		1000	0		1000	
t <sub>t</sub> Input tran	Input transition (rise and fall) time	$V_{CC} = 4.5 V$	0		500	0		500	ns
		$V_{CC} = 6 V$	0		400	0		400	
Т <sub>А</sub>	Operating free-air temperature		-55		125	-40		85	°C



## SN54HC32, SN74HC32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

SCLS200B - DECEMBER 1982 - REVISED MAY 1997

PARAMETER	TEST CONDITIONS		Vcc	T <sub>A</sub> = 25°C			SN54HC32		SN74HC32					
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT			
V <sub>OH</sub> V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>		I <sub>OH</sub> = -20 μA	2 V	1.9	1.998		1.9		1.9					
			4.5 V	4.4	4.499		4.4		4.4					
	$V_I = V_{IH} \text{ or } V_{IL}$		6 V	5.9	5.999		5.9		5.9		V			
		I <sub>OH</sub> = -4 mA	4.5 V	3.98	4.3		3.7		3.84					
		I <sub>OH</sub> = -5.2 mA	6 V	5.48	5.8		5.2		5.34					
VOL	$V_I = V_{IH} \text{ or } V_{IL}$	I <sub>OL</sub> = 20 μA	2 V		0.002	0.1		0.1		0.1				
			4.5 V		0.001	0.1		0.1		0.1				
			6 V		0.001	0.1		0.1		0.1	V			
		I <sub>OL</sub> = 4 mA	4.5 V		0.17	0.26		0.4		0.33				
						I <sub>OL</sub> = 5.2 mA	6 V		0.15	0.26		0.4		0.33
lį	VI = VCC  or  0		6 V		±0.1	±100		±1000		±1000	nA			
ICC	$V_I = V_{CC} \text{ or } 0,$	IO = 0	6 V			2		40		20	μA			
Ci			2 V to 6 V		3	10		10		10	pF			

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

switching characteristics over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	то	Vee	T,	α = 25°C	;	SN54I	HC32	SN74	HC32	UNIT
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			2 V		50	100		150		125		
t <sub>pd</sub> A or B	A or B	Y	Y	4.5 V		10	20		30		25	ns
					6 V		8	17		25		21
	t <sub>t</sub> Y	t <sub>t</sub> Y	2 V		38	75		110		95		
tt			Y	Y	Y	4.5 V		8	15		22	
			6 V		6	13		19		16		


## operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per gate	No load	20	pF



## SN54HC32, SN74HC32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

SCLS200B - DECEMBER 1982 - REVISED MAY 1997



- NOTES: A. CL includes probe and test-fixture capacitance.
  - B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub> = 6 ns.
  - C. The outputs are measured one at a time with one input transition per measurement.
  - D.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

### Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated