#### 查询SN54HC377 供应商

#### 並商 基多邦、SN54HC377「SN54H00378」為SN54HC379 SN74HC377、SN74HC378、SN74HC379 OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS WITH CLOCK ENABLE SCLS202 – D2684, DECEMBER 1982 – REVISED JUNE 1989

- 'HC377 and 'HC378 Contain Eight and Six Flip-Flops, Respectively, with Single-Rail Outputs
- 'HC379 Contains Four Flip-Flops with Double-Rail Outputs
- Clock Enable Latched to Avoid False Clocking
- Applications Include: Buffer/Storage Registers Shift Registers
  Pattern Generators
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

#### description

These circuits are positive-edge-triggered D-type flip-flops with an enable input. The 'HC377, 'HC378, and 'HC379 devices are similar to 'HC273, 'HC174, and 'HC175 respectively, but feature a latched clock enable ( $\overline{G}$ ) instead of a common clear.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if  $\overline{G}$  is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output. The circuits are designed to prevent false clocking by transitions at the  $\overline{G}$  input.

The SN54HC377, SN54HC378, and SN54HC379 are characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74HC377, SN74HC378, and SN74HC379 are characterized for operation from -40 °C to 85 °C.

SN54HC3	77	. J P	ACKAGE
SN74HC377.	DW	/ OR	N PACKAGE
(1		EW)	
ច 🗋	10	20	]vcc
10	2	19	380 080
1D 🗌	3	18	]8D
2D 🗌	4	17	]7D
20	5	16	]70
30 🗌	6	15	]60
3D 🗌	7	14	]6D
4D 🗌	8	13	]5D
40 🗍	9	12	]5Q
GND 🗌	10	11	]CLK

SN54HC377 . . . FK PACKAGE

(TOP VIEW)

E	(		د[ 10			SU VCC		25			
2D	þ.	4						18	d	8D	)
20	þ١	5						17	۵	70	)
30	þ١	6						16	d	70	)
3D	þ٠	7						15	d	60	2
4D								14	đ	6D	)
			<u>°</u>		-	12	13				
			4D	GND	CLK	50	50				

#### SN54HC378 ... J PACKAGE SN74HC378 ... D OR N PACKAGE

(1	0	P VIEW	()
ត 🗋	1	U16	Dvcc
10	2	15	<u>]</u> 60
1D [	3.	14	] 6D
2D [	4	13	] 5D
20 🗌	5	12	<u>50</u>
3D 🗌	6	11	4D
30 🗍	7	10	40
	8	9	CLK

SN54HC378 ... FK PACKAGE

			101	r v	IC AA	0			
	F	10	ß	NC	VCC VCC	60			
	$ \subset $	3	2	1	20	19			
1D	þ₄								6D
2D									5D
NC									NC
20							15	C	5Q
3D	]8						14	q	4D
		9	10	11	12	13			
		30	GND	S	CLK	40			
			<u>(</u>		$\sim$				

NC-No internal connection




## SN54HC377, SN54HC378, SN54HC379 SN74HC377, SN74HC378, SN74HC379 OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS WITH CLOCK ENABLE SCLS202 – D2684, DECEMBER 1982 – REVISED JUNE 1989

SN54HC37 SN74HC379			
(Т	OP V	IEW)	
ធ្យ	10	16	Vcc
10[]	2	15	40
10[	3	14	40
1D 🗌	4	13	4D
2D 🗌	5	12	3D
20	6	11	3 <u>0</u>
20 🗍	7	10	30
GND 🗍	8	9	CLK

### 'HC377 logic symbol<sup>†</sup>

÷




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, J, and N packages.

FUNCTION TABLE (EACH FLIP-FLOP)


	INPUTS	3	OUTPUT
G	CLOCK	DATA	٥
Н	х	Х	0 <sub>0</sub>
L	†	н	н
L	Ť	L	L
Х	L	×	Q <sub>0</sub>

H = high level, L = low level, X = irrelevant



NC-No internal connection






Pin numbers shown are for DW, J, and N packages.



## SN54HC377, SN54HC378, SN54HC379 SN74HC377, SN74HC378, SN74HC379 OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS WITH CLOCK ENABLE SCLS202 – D2684, DECEMBER 1982 – REVISED JUNE 1989


'HC378 logic symbol<sup>†</sup>



#### FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS	<b>\$</b>	OUTPUT
G	CLOCK	DATA	٥
Н	х	Х	QO
L	t	н	н
ΞL.	+	L	L L
Х	L	х	00

# 'HC379 logic symbol<sup>†</sup>




#### FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS	OUTPUTS			
G	CLOCK	DATA	Q	ā	
н	Х	Х	Q <sub>0</sub>	āo	
L.	t	н	н	L	
E	t	L	L	Н	
X	L	x	۵0	αo	


<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers are for D, J, and N packages.

## 'HC378 logic diagram (positive logic)



# 'HC379 logic diagram (positive logic)







## absolute maximum ratings over operating free-air temperature range<sup>†</sup>

	Supply voltage, V <sub>CC</sub> 0.5 V to 7 V
	Input clamp current, $I_{K}$ (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> ) ±20 mA
	Output clamp current, $I_{OK}$ (VO < 0 or VO > VCC ±20 mA
	Continuous output current, $I_0$ (V <sub>0</sub> = 0 to V <sub>CC</sub> ) ±25 mA
	Continuous current through VCC or GND pins ±50 mA
	Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package
•	Lead temperature 1,6 mm (1/16 in) from case for 10 s: D, DW, or N package 260°C
	Storage temperature range

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

. -

			s	N54HC3 N54HC3 N54HC3	<b>78</b> . <sub>4</sub>	SN74HC377 SN74HC378 SN74HC379			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage	2	5	6	2	5	6	V	
		$V_{CC} = 2 V$	1.5			1.5			
VIH	V <sub>IH</sub> High-level input voltage	$V_{CC} = 4.5 V$ .	3.15			3.15			V
		$V_{CC} = 6 V$	4.2			4.2			
		$V_{CC} = 2 V$	0		0.3	0		0.3	
VIL	Low-level input voltage	$V_{CC} = 4.5 V$	0		0.9	0		0. <del>9</del>	V
		$V_{CC} = 6 V$	0		1.2	0		1.2	
VI	Input voltage		0		Vcc	0		Vcc	V
Vo	Output voltage		0		Vcc	0		Vcc	V
		V <sub>CC</sub> = 2 V	0		1000	0		1000	
tt	Input transition (rise and fall) times	$V_{CC} = 4.5 V$	0		500	0		500	ns
-		$V_{CC} = 6 V$	0		400	0		400	
Тд	Operating free-air temperature		- 55		125	-40		85	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	vcc	T <sub>A</sub> = 25°C			SN54HC377 SN54HC378 SN54HC379		SN74HC377 SN74HC378 SN74HC379		UNIT
		Γ	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
		2 V	1.9	1.998		1.9		1.9		
	$V_{I} = V_{IH} \text{ or } V_{IL}, I_{OH} = -20 \ \mu\text{A}$	4.5 V	4.4	4.499		4.4		4.4		
∨он		6 V	5.9	5.999		5.9		5.9		V
	$V_{I} = V_{IH} \text{ or } V_{IL},  I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.30		3.7		3.84		
	$V_1 = V_{IH} \text{ or } V_{IL}, I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.80		5.2		5.34		
	$V_{I} = V_{IH} \text{ or } V_{IL},  V_{OL} = 20 \ \mu\text{A}$	2 V	Ī	0.002	0.1		0.1		0.1	
		4.5 V		0.001	0.1		0.1		0.1	
VOL		6 V		0.001	0.1		0.1		0.1	V
02	$V_{I} = V_{IH} \text{ or } V_{IL}, I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	
	$V_{I} = V_{IH} \text{ or } V_{IL}, I_{OL} = 5.2 \text{ mA}$	6 V		0.15	0.26	[	0.4		0.33	
1	$V_{I} = V_{CC} \text{ or } 0$	6 V		±0.1	±100	:	± 1000	-	±1000	nA
Icc	$V_{I} = V_{CC} \text{ or } 0, I_{O} = 0$	6 V		-	8		160		80	μA
Ci		2 to 6 V		3	10		10		10	pF



## SN54HC377, SN54HC378, SN54HC379 SN74HC377, SN74HC378, SN74HC379 OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS WITH CLOCK ENABLE SCLS202 – D2684, DECEMBER 1982 – REVISED JUNE 1989

#### timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			Vcc	Vcc T <sub>A</sub> = 25°C S		SN54HC377 SN54HC378 SN54HC379		SN74HC377 SN74HC378 SN74HC379		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
			2 V	0	5	0	3	0	4	
fclock	f <sub>clock</sub> Clock frequency		4.5 V	0	25	0	16	0	20	MHz
			6 V	0	29	0	19	0	23	
				100		150		125		
tw	tw Pulse duration, CLK high or low		4.5 V	20		30		25		ns
·			6 V	17		25		21		
			2 V	100		150		125		
		D	4.5 V	20		30		25		ns
	Set up time		6 V	17		25		21		
<sup>t</sup> su	before CLK1	Z high as	2 V	100		150		125		
		G high or	4.5 V	20		30		25		ns
		low	6 V	17		25		21		
			2 V	5		5		5		
th	th Clutt	G inactive or	4.5 V	5		5		5		ns
	after CLK†	active, data	6 V	5		5		5		

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50 \text{ pF}$ (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	Vcc	T <sub>A</sub> = 25°C			SN54HC377 SN54HC378 SN54HC379		SN74HC377 SN74HC378 SN74HC379		UNIT
				MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	
fmax			2 V	5	11		3		4		
			4.5 V	25	54		16		20		MHz
			6 V	29	64		19		23		
<sup>t</sup> pd			2 V	1	56	160		240		200	
	CLK	Any	4.5 V	Ì	15	32	1	48		40	ns
			6 V		12	27		41		34	
t <sub>t</sub>			2 V		38	75		110		95	
		Any	4.5 V		8	15		22	1	19	ns
			6 V		6	13		19		16	
Cpd	Power dissipation capacitance				No load, T <sub>A</sub> = 25°C			30 pF typ			

Note 1: Load circuits and voltage waveforms are shown in Section 1.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated