查询SN54AHCT74供应商


捷多邦,专业PCB打样**SN54AH创顶74出SN**74AHCT74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET SCLS263K – DECEMBER 1995 – REVISED JANUARY 2000


- EPIC[™] (Enhanced-Performance Implanted CMOS) Process
- Inputs Are TTL-Voltage Compatible
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

description

The 'AHCT74 dual positive-edge-triggered devices are D-type flip-flops.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.





The SN54AHCT74 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHCT74 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each flip-flop)									
	INP	OUTI	PUTS						
PRE	CLR	CLK	D	Q	Q				
L	Н	Х	Х	Н	L				
н	L	х	Х	L	н				
L	L	х	Х	н†	н†				
н	н	Ŷ	Н	н	L				
HC	н	\uparrow	L	L	н				
н	Н	L	Х	Q ₀	\overline{Q}_0				

[†] This configuration is unstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Cisa trademark of Texas Instruments Incorporated.



Copyright © 2000, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.


SCLS263K – DECEMBER 1995 – REVISED JANUARY 2000

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.

logic diagram, each flip-flop (positive logic)





SCLS263K – DECEMBER 1995 – REVISED JANUARY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Output voltage range, Vo (see Note 1) $-0.5 V \text{ to } V_{CC} + 0.5$ Input clamp current, I _{IK} (VI < 0) -20 m Output clamp current, IoK (Vo < 0 or Vo > Vcc) $\pm 20 \text{ m}$ Continuous output current, Io (Vo = 0 to Vcc) $\pm 25 \text{ m}$ Continuous current through Vcc or GND $\pm 50 \text{ m}$ Package thermal impedance, θ_{JA} (see Note 2): D package $86^{\circ}C/$ DB package $96^{\circ}C/$ DGV package $127^{\circ}C/$ N package $80^{\circ}C/$ PW package $113^{\circ}C/$	mA mA mA C/W C/W C/W
PW package	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 3)

		SN54AHCT74		SN54AHCT74 SN74AHCT74		UNIT
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
VO	Output voltage	0	VCC	0	VCC	V
ЮН	High-level output current		-8		-8	mA
IOL	Low-level output current		8		8	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		20		20	ns/V
Тд	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCLS263K – DECEMBER 1995 – REVISED JANUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	N	Τį	λ = 25°C	;	SN54A	HCT74	SN74Ał	HCT74	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Vou	I _{OH} = -50 μA	4.5 V	4.4	4.5		4.4		4.4		V
Voh	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		3.8		v
Ve	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	V
VOL	I _{OL} = 8 mA	4.5 V			0.36		0.44		0.44	v
lį	$V_I = V_{CC}$ or GND	0 V to 5.5 V			±0.1		±1*		±1	μΑ
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			2		20		20	μΑ
∆ICC‡	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			1.35		1.5		1.5	mA
Ci	$V_I = V_{CC}$ or GND	5 V		2	10				10	pF

* On products compliant to MIL-PRF-38535, this parameter is not production tested at V_{CC} = 0 V.

[†] This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

	PARAMETER			T _A = 25°C		SN54AHCT74		SN74AHCT74	
					MIN	MAX	MIN	MAX	UNIT
+	Pulse duration	PRE or CLR low	5		5		5		20
tw	Fuise duration	CLK	5		5		5		ns
4	Coture times hoters CLKA	Data	5		5		5		20
t _{su}	Setup time before CLK [↑]	PRE or CLR inactive	3.5		3.5		3.5		ns
th	Hold time, data after CLK^\uparrow		0		0		0		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO		D LOAD		LOAD $T_A = 25^{\circ}C$		SN54A	HCT74	SN74AHCT74		UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
4			C _L = 15 pF	100**	160**		80**		80		MHz
fmax			CL = 50 pF	80	140		65		65		IVITIZ
^t PLH		0	C _I = 15 pF		7.6**	10.4**	1**	12**	1	12	ns
^t PHL	PRE or CLR	Q or Q			7.6**	10.4**	1**	12**	1	12	115
^t PLH	CLK	Q or Q	CL = 15 pF		5.8**	7.8**	1**	9**	1	9	ns
^t PHL	OLK	Q OF Q	0L = 13 pr		5.8**	7.8**	1**	9**	1	9	115
^t PLH		0	$C_{\rm L} = 50 \rm pE$		8.1	11.4	1	13	1	13	ns
^t PHL	PRE or CLR	Q or Q	C _L = 50 pF		8.1	11.4	1	13	1	13	115
^t PLH	CLK	Q or Q	C _L = 50 pF		6.3	8.8	1	10	1	10	ns
^t PHL	OLK		0L = 30 pr		6.3	8.8	1	10	1	10	115

** On products compliant to MIL-PRF-38535, this parameter is not production tested.



SN54AHCT74, SN74AHCT74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET SCLS263K – DECEMBER 1995 – REVISED JANUARY 2000

noise characteristics, V_{CC} = 5 V, C_L = 50 pF, T_A = 25^{\circ}C (see Note 4)

	PARAMETER		SN74AHCT74		
	FARAIVIETER	MIN	MAX	UNIT	
VOL(P)	Quiet output, maximum dynamic V _{OL}		0.8	V	
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.8	V	
VOH(V)	Quiet output, minimum dynamic V _{OH}	4		V	
VIH(D)	High-level dynamic input voltage	2		V	
VIL(D)	Low-level dynamic input voltage		0.8	V	


NOTE 4: Characteristics are for surface-mount packages only.

operating characteristics, V_{CC} = 5 V, T_A = 25° C

	PARAMETER		ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	32	pF



SCLS263K – DECEMBER 1995 – REVISED JANUARY 2000



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_Q = 50 Ω , t_r \leq 3 ns, t_f \leq 3 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated