查询SN54HC534供应商

捷多邦,专业PCB打样工厂SN54时0534/参SN74HC534 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCLS311A – JANUARY 1996 – REVISED MAY 1997

- High-Current 3-State Inverting Outputs Can Drive up to 15 LSTTL Loads
- Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the 'HC534 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the \overline{Q} outputs are set to the complement of the logic states that were set up at the data (D) inputs. The 'HC534 are functionally equivalent to the 'HC374, but the 'HC534 have inverted outputs.

An output-enable (\overline{OE}) input places the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

SN54HC534 SN74HC534		OR N	
0E [10 10] 20 20 0 [30 0] 40 0	1 2 3 4 5 6 7 8 9	20 19 18 17 16 15 14 13 12	V _{CC} 8Q 8D 7D 7Q 6Q 6D 5D 5Q

SN54HC534...FK PACKAGE (TOP VIEW)

11 CLK

GND 10

2 <u>D</u> 2 <u>Q</u> 3 <u>Q</u> 3D 4D	þ	4 5 7 8	9 9	2 10	1		19	1	8D 7D 7Q 6Q 6D	
			4	GN	с С	5	2			

OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are off.

The SN54HC534 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HC534 is characterized for operation from –40°C to 85°C.

	FUNCTION TABLE (each flip-flop)												
		INPUTS		OUTPUT									
	OE	CLK	D	Q									
	L	Ŷ	Н	L									
	L	↑	L	Н									
5	6-E ^{-V}	H or L	Х	\overline{Q}_0									
	Н	Х	Х	Z									




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN54HC534, SN74HC534 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS


SCLS311A – JANUARY 1996 – REVISED MAY 1997

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range[‡]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC}) (see Note 1)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1)	±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	
Continuous current through V _{CC} or GND	±70 mA
Package thermal impedance, θ_{JA} (see Note 2): DW package	97°C/W
N package	67°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



SN54HC534, SN74HC534 **OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS** WITH 3-STATE OUTPUTS SCLS311A – JANUARY 1996 – REVISED MAY 1997

recommended operating conditions

			SI	154HC53	34	SN74HC534		84	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		2	5	6	2	5	6	V
		$V_{CC} = 2 V$	1.5			1.5			
VIH	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V
		ACC = 6 A	4.2			4.2			
VIL	Low-level input voltage	$V_{CC} = 2 V$	0		0.5	0		0.5	
		$V_{CC} = 4.5 V$	0		1.35	0		1.35	V
		ACC = 6 A	0		1.8	0		1.8	
VI	Input voltage	-	0		VCC	0		VCC	V
VO	Output voltage		0		VCC	0		VCC	V
		V _{CC} = 2 V	0		1000	0		1000	
tt	Input transition (rise and fall) time	V _{CC} = 4.5 V	0		500	0		500	ns
		V _{CC} = 6 V	0		400	0		400	
TA	Operating free-air temperature		-55		125	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Vee	Т	A = 25°C	;	SN54H	IC534	SN74HC534		UNIT
PARAMETER	TEST CC	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			2 V	1.9	1.998		1.9		1.9		
		I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		
V _{OH}	$V_I = V_{IH} \text{ or } V_{IL}$		6 V	5.9	5.999		5.9		5.9		V
		I _{OH} = -6 mA	4.5 V	3.98	4.3		3.7		3.84		
		I _{OH} = -7.8 mA	6 V	5.48	5.8		5.2		5.34		
		I _{OL} = 20 μA	2 V		0.002	0.1		0.1		0.1	
			4.5 V		0.001	0.1		0.1		0.1	
VOL	$V_I = V_{IH} \text{ or } V_{IL}$		6 V		0.001	0.1		0.1		0.1	V
		IOL = 6 mA	4.5 V		0.17	0.26		0.4		0.33	
		I _{OL} = 7.8 mA	6 V		0.15	0.26		0.4		0.33	
li li	$V_{I} = V_{CC} \text{ or } 0$		6 V		±0.1	±100		±1000		±1000	nA
I _{OZ}	$V_{O} = V_{CC} \text{ or } 0,$	$V_{I} = V_{IH} \text{ or } V_{IL}$	6 V		±0.01	±0.5		±10		±5	μA
ICC	$V_{I} = V_{CC} \text{ or } 0,$	IO = 0	6 V			8		160		80	μA
Ci			2 V to 6 V		3	10		10		10	pF



SN54HC534, SN74HC534 **OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS** WITH 3-STATE OUTPUTS SCLS311A – JANUARY 1996 – REVISED MAY 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		Vaa	T _A = 2	25°C	SN54F	IC534	SN74H	IC534	UNIT
		Vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f _{clock} C		2 V	0	6	0	4.2	0	5	
	Clock frequency	4.5 V	0	31	0	21	0	25	MHz
		6 V	0	36	0	25	0	29	
	Pulse duration, CLK high or low	2 V	80		120		100		
tw		4.5 V	16		24		20		ns
		6 V	14		20		17		
		2 V	100		150		125		ns
t _{su}	Setup time, data before CLK↑	4.5 V	20		30		25		
		6 V	17		26		21		
	Hold time, data after CLK↑	2 V	5		5		5		
th		4.5 V	5		5		5		ns
		6 V	5		5		5		

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	V	Т	ן = 25°C	;	SN54F	IC534	SN74HC534		UNIT
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	6	11		4.2		5		
fmax			4.5 V	31	36		21		25		MHz
			6 V	36	40		25		29		
			2 V		88	180		270		225	
^t pd	CLK	Any Q	4.5 V		28	36		54		45	ns
			6 V		24	31		46		38	
		Any Q	2 V		77	150		225		190	ns
ten	OE		4.5 V		26	30		45		38	
			6 V		23	26		38		32	
			2 V		51	150		225		190	ns
^t dis	OE	Any Q	4.5 V		25	30		45		38	
			6 V		23	26		38		32	
			2 V		28	60		90		75	
tt		Any Q	4.5 V		8	12		18		15	ns
			6 V		6	10		15		13	



SN54HC534, SN74HC534 **OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS** WITH 3-STATE OUTPUTS SCLS311A – JANUARY 1996 – REVISED MAY 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 150 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	Vee	Τ _Α	ן = 25°C	;	SN54H	IC534	SN74H	C534	UNIT
PARAMETER	(INPUT)		Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V		105	230		345		290	
t _{pd} C	CLK	Any Q	4.5 V		35	46		69		58	ns
			6 V		31	39		58		49	
		Any Q	2 V		95	200		300		250	ns
ten	ŌĒ		4.5 V		32	40		60		50	
			6 V		29	34		51		43	
			2 V		60	210		315		265	
tt		Any Q	4.5 V		17	42		63		53	ns
			6 V		14	36		53		45	


operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance per flip-flop	No load	100	pF



SN54HC534, SN74HC534 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS


SCLS311A – JANUARY 1996 – REVISED MAY 1997



PARAMETER MEASUREMENT INFORMATION

characteristics: PRR \leq 1 MHz, Z_O = 50 Ω, t_r = 6 ns, t_f = 6 ns.

- D. For clock inputs, $f_{\mbox{max}}$ is measured when the input duty cycle is 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. t_{PI7} and t_{PH7} are the same as t_{dis} .
- G. t_{PZL} and t_{PZH} are the same as t_{en} .
- H. tPLH and tPHL are the same as tpd.





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated