SCLS321H - MARCH 1996 - REVISED JANUARY 2000

- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Operating Range 2-V to 5.5-V V_{CC}
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline Transistor (DBV, DCK) Packages

DBV OR DCK PACKAGE (TOP VIEW)



NC - No internal connection

description

The SN74AHC1G14 contains one inverter gate. The device performs the Boolean function $Y = \overline{A}$.


The device functions as an independent inverter gate, but because of the Schmitt action, gates may have different input threshold levels for positive- (V_{T+}) and negative-going (V_{T-}) signals.

The SN74AHC1G14 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

INPUT A	OUTPUT Y
Н	L
L	Н

logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Clis a trademark of Texas Instruments Incorporated.



SN74AHC1G14 SINGLE SCHMITT-TRIGGER INVERTER GATE

SCLS321H - MARCH 1996 - REVISED JANUARY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range Vala	0 5 V to 7 V
Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Output voltage range, V _O (see Note 1)	0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)	
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±25 mA
Continuous current through V _{CC} or GND	
Package thermal impedance, θ_{JA} (see Note 2): DBV package	347°C/W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions

			MIN	MAX	UNIT
Vcc	Supply voltage		2	5.5	V
٧ _I	Input voltage		0	5.5	V
٧o	Output voltage		0	VCC	V
		V _{CC} = 2 V		-50	μΑ
IOH	High-level output current	$V_{CC} = 3.3 V \pm 0.3 V$		-4	mA
		$V_{CC} = 5 V \pm 0.5 V$			
		V _{CC} = 2 V		50	μΑ
loL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4	mA
	$V_{CC} = 5 V \pm 0.5 V$				IIIA
TA	Operating free-air temperature		-40	85	°C

SN74AHC1G14 SINGLE SCHMITT-TRIGGER INVERTER GATE

SCLS321H - MARCH 1996 - REVISED JANUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T,	_Δ = 25°C	;	MIN	MAX	UNIT
PARAIVIETER	TEST CONDITIONS	VCC	MIN	TYP	MAX			ONIT
V _{T+}		3 V	1.2		2.2	1.2	2.2	
Positive-going		4.5 V	1.75		3.15	1.75	3.15	V
input threshold voltage		5.5 V	2.15		3.85	2.15	3.85	
V _T _		3 V	0.9		1.9	0.9	1.9	
Negative-going		4.5 V	1.35		2.75	1.35	2.75	V
input threshold voltage		5.5 V	1.65		3.35	1.65	3.35	
		3 V	0.3		1.2	0.3	1.2	
ΔV_T Hysteresis ($V_{T+} - V_{T-}$)		4.5 V	0.4		1.4	0.4	1.4	V
11/3/070010 (5.5 V	0.5		1.6	0.5	1.6	
		2 V	1.9	2		1.9		V
	Ι _{ΟΗ} = -50 μΑ	3 V	2.9	3		2.9		
V _{OH}		4.5 V	4.4	4.5		4.4		
	I _{OH} = -4 mA	3 V	2.58			2.48		
	I _{OH} = -8 mA	4.5 V	3.94			3.8		
	Ι _Ο L = 50 μΑ	2 V			0.1		0.1	
		3 V			0.1		0.1	
VoL		4.5 V			0.1		0.1	V
	I _{OL} = 4 mA	3 V			0.36		0.44	
	I _{OL} = 8 mA	4.5 V			0.36		0.44	
lį	V _I = V _{CC} or GND	0 V to 5.5 V			±0.1		±1	μА
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			1		10	μА
C _i	V _I = V _{CC} or GND	5 V		2	10		10	pF

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T _A = 25°C			MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	IVIIIV	IVIAA	UNIT
tPLH	A Y	0: 45 = 5		8.3	12.8	1	15		
tPHL		Ť	C _L = 15 pF		8.3	12.8	1	15	ns
tPLH	Δ	V	C: 50 pF		10.8	16.3	1	18.5	20
tPHL	A	A Y C	$C_L = 50 \text{ pF}$		10.8	16.3	1	18.5	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	TER FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			MIN	MAX	UNIT
PARAMETER				MIN	TYP	MAX	IVIIIV	WAA	ONIT
t _{PLH}	А	Y	C _L = 15 pF		5.5	8.6	1	10	ns
t _{PHL}					5.5	8.6	1	10	
^t PLH	А	V	C _L = 50 pF		7	10.6	1	12	no
t _{PHL}		Ť			7	10.6	1	12	ns



SN74AHC1G14 SINGLE SCHMITT-TRIGGER INVERTER GATE

SCLS321H - MARCH 1996 - REVISED JANUARY 2000

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CO	ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	9	pF

PARAMETER MEASUREMENT INFORMATION O VCC Open $R_L = 1 k\Omega$ **TEST** S1 From Output Test From Output **GND Under Test Point Under Test** Open tPLH/tPHL VCC tPLZ/tPZL (see Note A) (see Note A) **GND** tPHZ/tPZH **Open Drain VCC** LOAD CIRCUIT FOR LOAD CIRCUIT FOR **TOTEM-POLE OUTPUTS 3-STATE AND OPEN-DRAIN OUTPUTS VCC Timing Input** 0 V tsu **VCC** VCC 50% V_{CC} 50% V_{CC} Input 50% V_CC **Data Input** 50% V_{CC} 0 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PULSE DURATION SETUP AND HOLD TIMES** - Vcc VCC Output 50% V_{CC} 50% V_{CC} 50% V_{CC} 50% V_{CC} Input Control 0 V tPZL -- tplz **tPLH** Output Vон ≈VCC Waveform 1 In-Phase 50% V_{CC} 50% V_{CC} 50% V_CC S1 at V_{CC} Output Vol (see Note B) tPHL **t**PLH tPZH **tPHZ** Output Vон Waveform 2 Out-of-Phase V_{OH} – 0.3 V 50% V_{CC} 50% V_{CC} 50% V_CC S1 at GND Output ≈0 V (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES**

NOTES: A. C_L includes probe and jig capacitance.

INVERTING AND NONINVERTING OUTPUTS

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z $_{O}$ = 50 $\Omega,\,t_{f}\leq$ 3 ns, $t_{f}\leq$ 3 ns.

LOW- AND HIGH-LEVEL ENABLING

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated