查询SN54LV245A供应商

捷多邦,专业PCB打样 SN54449454335074LV245A OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCLS382D – SEPTEMBER 1997 – REVISED MAY 2000

- EPIC ™ (Enhanced-Performance Implanted CMOS) Process
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot) >2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- 2-V to 5.5-V V_{CC} Operation
- Support Mixed-Mode Voltage Operation on All Ports
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)

description

These octal bus transceivers are designed for 2-V to 5.5-V V_{CC} operation.

The 'LV245A devices are designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LV245A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LV245A is characterized for operation from -40°C to 85°C.

		FUNCT	ON TABLE
	INP	UTS	OPERATION
h	OE	DIR	OPERATION
a.\$	0.0	L	B data to A bus
	L	н	A data to B bus
	Н	Х	Isolation

FUNCTION TADLE

$\overline{\Lambda}$	7
\sim	\ominus


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

C is a trademark of Texas Instruments.



SN54LV245A J OR W PACKAGE
SN74LV245A DB, DGV, DW, NS, OR PW PACKAGE
(TOP VIEW)


DIR [1	υ	20	
A1 [2		19] OE
A2 [3		18] B1
A3 [4		17] B2
A4 [5		16] B3
A5 [6		15] B4
A6 [7		14] B5
A7 [8		13] B6
A8 [9		12] B7
GND [10		11] B8



	1		A2	A1	DIR	Vcc	Ю			
A3 A4 A5 A6 A7	þ	4 5 7 8	9		1 1	12		18 17 16 15 14	B1 B2 B3 B4 B5	
			A8	GND	B8	B7	BG			


SN54LV245A, SN74LV245A OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCLS382D – SEPTEMBER 1997 – REVISED MAY 2000

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} -0.5 V to 7 V Input voltage range, V _I : Except I/O ports (see Note 1) -0.5 V to 7 V I/O ports (see Notes 1 and 2) -0.5 V to 7 V
Voltage range applied to any output in the high-impedance
or power-off state, V _O (see Note 1)
Output voltage range applied in the high or low state, V_O (see Notes 1 and 2)0.5 V to V_{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC}) ±50 mA
Continuous output current, I_O (V _O = 0 to V _{CC}) ±35 mA
Continuous current through V _{CC} or GND
Package thermal impedance, θ_{JA} (see Note 3): DB package
DGV package
DW package
NS package
PW package
Storage temperature range, T _{stg} –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 5.5 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51.



SN54LV245A, SN74LV245A OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCLS382D – SEPTEMBER 1997 – REVISED MAY 2000

recommended operating conditions (see Note 4)

			SN54L	V245A	SN74L	V245A		
			MIN MAX		MIN	MAX	UNIT	
VCC	Supply voltage		2	5.5	2	5.5	V	
		$V_{CC} = 2 V$	1.5		1.5			
\ <i>\</i>	Llich lough input voltogo	V _{CC} = 2.3 V to 2.7 V	V _{CC} ×0.7		$V_{CC} \times 0.7$		V	
VIH	High-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		v	
		V _{CC} = 4.5 V to 5.5 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$			
		$V_{CC} = 2 V$		0.5		0.5		
\ <i>\</i>	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V	
VIL	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	v	
		$V_{CC} = 4.5 V \text{ to } 5.5 V$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$		
VI	Input voltage		0	5.5	0	5.5	V	
Ve		High or low state	0	Vcc	0	VCC	V	
VO	Output voltage	3-state	0	5.5	0	5.5	v	
		$V_{CC} = 2 V$	200	-50		-50	μΑ	
lou	High-level output current	V_{CC} = 2.3 V to 2.7 V	200	-2		-2		
ЮН	nigh-level output current	V_{CC} = 3 V to 3.6 V	Q	2 –8		-8	mA	
		V_{CC} = 4.5 V to 5.5 V		-16		-16		
		$V_{CC} = 2 V$		50		50	μΑ	
	Low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2		
IOL	Low-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$		8		8	mA	
		$V_{CC} = 4.5 V \text{ to } 5.5 V$		16		16		
		V_{CC} = 2.3 V to 2.7 V	0	200	0	200		
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 3 V \text{ to } 3.6 V$	0	100	0	100	ns/V	
		V_{CC} = 4.5 V to 5.5 V	0	20	0	20		
TA	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

D	DAMETER	TEST CONDITIONS		SN54	4LV245A		SN74	LINUT				
Ρ/	ARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	IAX MIN TYP MAX			UNIT		
VOH		I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} -0.1			V _{CC} -0.1					
		I _{OH} = -2 mA	2.3 V	2			2			v		
		I _{OH} = -8 mA	3 V	2.48			2.48			v		
	V _{OL}	I _{OH} = -16 mA	4.5 V	3.8			3.8					
VOL		l _{OL} = 50 μA	2 V to 5.5 V		2	0.1			0.1			
		I _{OL} = 2 mA	2.3 V		1E	0.4			0.4	V		
		I _{OL} = 8 mA	3 V		2F	0.44			0.44			
		I _{OL} = 16 mA	4.5 V		2	0.55			0.55			
I		V _I = V _{CC} or GND	0 V to 5.5 V	5		±1			±1	μΑ		
I _{OZ}		V _O = V _{CC} or GND	5.5 V	20		±5			±5	μΑ		
ICC		$V_{I} = V_{CC} \text{ or GND}, I_{O} = 0$	5.5 V	2		20			20	μΑ		
loff		$V_{I} \text{ or } V_{O} = 0 \text{ to } 5.5 \text{ V}$	0 V			5			5	μΑ		
~	Controlingute		3.3 V		3			3		- 5		
C _i Control inputs	$V_{I} = V_{CC}$ or GND	5 V		3			3		pF			
<u> </u>	A or D port		3.3 V		5.5		5.5			<u> </u>		
Cio	A or B port	port $V_O = V_{CC}$ or GND			5.5			5.5		PF		

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	FROM TO		T,	4 = 25°C	;	SN54LV245A		SN74LV245A		UNIT
FARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t pd	A or B	B or A			8.3*	13*	1*	15*	1	15	
ten	OE	A or B	C _L = 15 pF		11.8*	19.9*	1*	22*	1	22	ns
^t dis	OE	A or B			11.8*	18.1*	1*	20*	1	20	
^t pd	A or B	B or A			11.2	15.9	1	18	1	18	
t _{en}	OE	A or B	0 50 55		14.1	22.7	$2\eta_{c}$	26	1	26	
^t dis	OE	A or B	C _L = 50 pF		17.6	23.1	01	25	1	25	ns
^t sk(o)						2	Q			2	

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO		LOAD	T _A = 25°C			SN54LV245A		SN74L	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t pd	A or B	B or A			5.9*	8.4*	1*	10*	1	10	
ten	OE	A or B	C _L = 15 pF		8.2*	13.2*	1*	15.5*	1	15.5	ns
^t dis	OE	A or B			9.6*	16.5*	1*	19.5*	1	19.5	
^t pd	A or B	B or A			7.9	11.9	1	1 3.5	1	13.5	
ten	OE	A or B	0 50 - 5		9.9	16.7	η_{d}	19	1	19	
^t dis	OE	A or B	C _L = 50 pF		13.9	19.8	01	22	1	22	ns
^t sk(o)						1.5	Q			1.5	

* On products compliant to MIL-PRF-38535, this parameter is not production tested.



SN54LV245A, SN74LV245A OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCLS382D – SEPTEMBER 1997 – REVISED MAY 2000

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD CAPACITANCE	T _A = 25°C			SN54LV245A		SN74LV245A		UNIT
PARAMETER	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t pd	A or B	B or A			4.3*	5.5*	1*	6.5*	1	6.5	
^t en	OE	A or B	C _L = 15 pF		5.7*	8.5*	1*	10.6*	1	10	ns
^t dis	OE	A or B			7.8*	12.8*	1*	14.7*	1	14.2	
^t pd	A or B	B or A			5.6	7.5	1	8.5	1	8.5	
ten	OE	A or B	0 50 5		7	10.6	240	12	1	12	
^t dis	OE	A or B	C _L = 50 pF		10.9	14.7	01	16	1	16	ns
^t sk(o)						1	Q			1	

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C (see Note 5)

	PARAMETER	SN	UNIT		
		MIN	TYP	MAX	UNIT
VOL(P)	Quiet output, maximum dynamic V _{OL}		0.5	0.8	V
VOL(V)	Quiet output, minimum dynamic V _{OL}		-0.4	-0.8	V
VOH(V)	Quiet output, minimum dynamic V _{OH}		2.9		V
V _{IH(D)}	High-level dynamic input voltage	2.31			V
V _{IL(D)}	Low-level dynamic input voltage			0.99	V


NOTE 5: Characteristics are for surface-mount packages only.

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS		VCC	TYP	UNIT
Cpd	Power dissipation capacitance	Outputs enabled	C _L = 50 pF,	f = 10 MHz	3.3 V	20	рF
					5 V	25	



SCLS382D - SEPTEMBER 1997 - REVISED MAY 2000



PARAMETER MEASUREMENT INFORMATION

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. tPHL and tPLH are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated