捷多邦,专业PCB打样ISN544W和38A中SN74LV138A 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS


SCLS395C - APRIL 1998 - REVISED MAY 2000

- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- 2-V to 5.5-V V_{CC} Operation
- Support Mixed-Mode Voltage Operation on All Ports
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


description

The 'LV138A devices are 3-line to 8-line decoders/demultiplexers designed for 2-V to 5.5-V V_{CC} operation.

These devices are designed for highperformance memory-decoding or data-routing applications requiring very short propagation SN54LV138A . . . J OR W PACKAGE SN74LV138A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)



SN54LV138A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The conditions at the binary-select inputs (A, B, C) and the three enable inputs (G1, $\overline{G2A}$, $\overline{G2B}$) select one of eight output lines. The two active-low ($\overline{G2A}$, $\overline{G2B}$) and one active-high (G1) enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The SN54LV138A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LV138A is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SN54LV138A, SN74LV138A 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SCLS395C - APRIL 1998 - REVISED MAY 2000

FUNCTION TABLE

ENABLE INPUTS		SELECT INPUTS			OUTPUTS								
G1	G2A	G2B	С	В	Α	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
Х	Н	Χ	Х	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н
X	X	Н	Х	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н
L	X	X	Х	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н
Н	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
Н	L	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н
Н	L	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
Н	L	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
Н	L	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н
Н	L	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н
Н	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н
Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L


logic symbols (alternatives)†



[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.



logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

SN54LV138A, SN74LV138A 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SCLS395C - APRIL 1998 - REVISED MAY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage range, V_{CC}
or power-off state, V _O (see Note 1)
$\begin{array}{llllllllllllllllllllllllllllllllllll$
Package thermal impedance, θ_{JA} (see Note 3): D package
DB package 82°C/W DGV package 120°C/W NS package 64°C/W

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

SCLS395C - APRIL 1998 - REVISED MAY 2000

recommended operating conditions (see Note 4)

			SN54L\	/138A	SN74L	UNIT		
			MIN	MAX	MIN MAX		UNII	
Vcc	Supply voltage		2	5.5	2	5.5	V	
		V _{CC} = 2 V	1.5		1.5			
\/	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V _{CC} ×0.7		V _{CC} ×0.7	7	\ _\	
VIH	nign-ievei input voitage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	V _{CC} ×0.7		V _{CC} ×0.7	7	ľ	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V _{CC} ×0.7		V _{CC} ×0.7	7		
		V _{CC} = 2 V		0.5		0.5		
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V	CC × 0.3	,	√ _{CC} × 0.3	V	
۷IL	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	V	CC × 0.3	,	v		
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V	V _{CC} ×0.3		√CC×0.3		
VI	Input voltage		0	5.5	0	5.5	V	
٧o	Output voltage		0	VCC	0	VCC	V	
		V _{CC} = 2 V	1	– 50		-50	μΑ	
lou	High-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	5	-2		-2		
ЮН	riigh-iever output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	30	-6		-6	mA	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	Q	-12		-12		
		V _{CC} = 2 V		50		50	μΑ	
lo	Low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2		
lOL	Low-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		6		6	mA	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		12		12		
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	0	200	0	200		
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 3 V \text{ to } 3.6 V$	0	100	0	100	ns/V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	0	20	0	20		
TA	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	.,	SN54LV138A	SN74LV138A	UNIT
PARAMETER	TEST CONDITIONS	V _{CC}	MIN TYP MAX	MIN TYP MAX	UNIT
	ΙΟΗ = -50 μΑ	2 V to 5.5 V	V _{CC} -0.1	V _{CC} -0.1	
\/a	$I_{OH} = -2 \text{ mA}$	2.3 V	2	2	V
VOH	I _{OH} = -6 mA	3 V	2.48	2.48	V
	$I_{OH} = -12 \text{ mA}$	4.5 V	3.8	3.8	
	I _{OL} = 50 μA	2 V to 5.5 V	0.1	0.1	
\/01	I _{OL} = 2 mA	2.3 V	0.4	0.4	V
VOL	I _{OL} = 6 mA	3 V	0.44	0.44	V
	I _{OL} = 12 mA	4.5 V	0.55	0.55	
lį	$V_I = V_{CC}$ or GND	0 V to 5.5 V	±1	±1	μΑ
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V	20	20	μΑ
l _{off}	V_I or $V_O = 0$ to 5.5 V	0 V	5	5	μΑ
C _i	$V_I = V_{CC}$ or GND	3.3 V	2.1	2.1	pF



SN54LV138A, SN74LV138A 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SCLS395C - APRIL 1998 - REVISED MAY 2000

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T	_A = 25°C	;	SN54L\	/138A	SN74L\	/138A	UNIT	
FARAWIETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
	A, B, or C		C _L = 15 pF		11.7*	17.6*	1*	21*	1	21		
t _{pd}	G1	Y			12.3*	19.2*	1*	22*	1	22	ns	
	G2A or G2B				11.4*	18.2*	1*	21*	1	21		
	A, B, or C		C _L = 50 pF			14.9	21.4	Q-10	25	1	25	
t _{pd}	G1	Υ			15.7	15.7 22.6	1	26	ns			
	G2A or G2B				14.8	22	1	25	1	25		

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO		LOAD	T,	Վ = 25 °C	;	SN54L\	/138A	SN74L	/138A	UNIT		
FARAIVIETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT		
	A, B, or C		C _L = 15 pF		8.1*	11.4*	1*	13.5*	1	13.5	ns		
t _{pd}	G1	Y			8.4*	12.8*	1*	15*	1	15			
	G2A or G2B				7.8*	11.4*	1*	13.5*	1	13.5			
	A, B, or C		C _L = 50 pF				10.3	15.8	Q-10	18	1	18	
t _{pd}	G1	Υ			10.6	16.3	\Q1	18.5	1	18.5	ns		
	G2A or G2B				10	14.9	1	17	1	17			

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

									_			
PARAMETER	FROM	то	LOAD	T _A = 25°C		SN54L\	SN54LV138A SN74LV138		/138A	UNIT		
FARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
	A, B, or C		C _L = 15 pF		5.6*	8.1*	1*	9.5*	1	9.5	5 ns	
t _{pd}	G1	Y			5.7*	8.1*	1*	9.5*	1	9.5		
	G2A or G2B				5.4*	8.1*	1*	9.5*	1	9.5		
	A, B, or C		C _L = 50 pF			7	10.1	\$ 1¢	11.5	1	11.5	
t _{pd}	G1	Υ			7.1	10.1	Q1	11.5	1	11.5	ns	
	G2A or G2B	G2A or G2B		6.8	10.1	1	11.5	1	11.5			


^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

operating characteristics, T_A = 25°C

	PARAMETER	TEST CONDITIONS	v _{cc}	TYP	UNIT
C _{pd}	Power dissipation capacitance	C _I = 50 pF, f = 10 MHz	3.3 V	16.8	pF
	1 Ower dissipation capacitance	CL = 50 pF, T = 10 MHZ	5 V	19.1	ρι·



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f \leq 3$ ns, $t_f \leq 3$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated