### 捷多邦,专业PCB打样ISN5442V2778A出SN74LV273A OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCLS399B - APRIL 1998 - REVISED MAY 2000


- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
  >2.3 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- 2-V to 5.5-V V<sub>CC</sub> Operation
- Support Mixed-Mode Voltage Operation on All Ports
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per
  MIL-STD-883, Method 3015; Exceeds 200 V
  Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)

#### description


The 'LV273A devices are octal D-type flip-flops designed for 2-V to 5.5-V V<sub>CC</sub> operation.

These devices are positive-edge-triggered flip-flops with direct clear (CLR) input. Information at the data (D) inputs meeting the setup time

SN54LV273A . . . J OR W PACKAGE SN74LV273A . . . DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)



SN54LV273A . . . FK PACKAGE (TOP VIEW)




requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

The SN54LV273A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LV273A is characterized for operation from –40°C to 85°C.

### FUNCTION TABLE (each flip-flop)

	INPUTS		OUTPUT
CLR	CLK	D	Q
L	Х	Χ	L
Н	1	Н	Н
Н	1	L	L
H:0	M/L	Χ	Q <sub>0</sub>

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






### logic symbol†

CL D	1	R		
CLR	11	1		
CLK		-> C1		
	3	7	2	
1D	4	1D	5	1Q
2D	-	-		2Q
3D	7		6	20
	8		9	3Q 4Q
4D		1		4Q
5D	13		12	5Q
	14		15	5Q 6Q
6D	47		46	6Q
7D			16	7Q
	18		19	
8D				8Q

 $<sup>\</sup>ensuremath{^{\dagger}}$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



### SN54LV273A, SN74LV273A OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCLS399B - APRIL 1998 - REVISED MAY 2000

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		
Input voltage range, V <sub>I</sub> (see Note 1) Voltage range applied to any output in the high		–0.5 V to 7 V
or power-off state, V <sub>O</sub> (see Note 1)	•	–0.5 V to 7 V
Output voltage range, VO (see Notes 1 and 2)		
Input clamp current, $I_{IK}$ ( $V_I < 0$ )		–20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>C</sub>		
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		±25 mA
Continuous current through V <sub>CC</sub> or GND		
Package thermal impedance, θ <sub>JA</sub> (see Note 3)	): DB package	70°C/W
· • • • • • • • • • • • • • • • • • • •	DGV package	
	DW package	58°C/W
	NS package	60°C/W
	PW package	
Storage temperature range, T <sub>stg</sub>		

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



#### recommended operating conditions (see Note 4)

			SN54L	V273A	SN74L	V273A	UNIT
			MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage		2	5.5	2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		1.5		
\ \/	High-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	V <sub>CC</sub> × 0.7		V <sub>CC</sub> ×0.7		v
VIH	nigh-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	V <sub>CC</sub> × 0.7		V <sub>CC</sub> ×0.7		·
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V <sub>CC</sub> × 0.7		$V_{CC} \times 0.7$		
		V <sub>CC</sub> = 2 V		0.5		0.5	
<sub>VIL</sub>	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	v
VIL	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	·
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$VCC \times 0.3$		$V_{CC} \times 0.3$	
٧ı	Input voltage		0	5.5	0	5.5	V
٧o	Output voltage		0	V <sub>CC</sub>	0	Vcc	V
		V <sub>CC</sub> = 2 V	S	-50		-50	μΑ
lou	High-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	90	-2		-2	
ЮН	riigii-ievei output current	$V_{CC} = 3 V \text{ to } 3.6 V$	Q	-6		-6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-12		-12	
		V <sub>CC</sub> = 2 V		50		50	μΑ
lo	Low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2	
lOL	Low-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		6		6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		12		12	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	0	200	0	200	
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3 V \text{ to } 3.6 V$	0	100	0	100	ns/V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	0	20	0	20	
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	,,	SN54	4LV273A		SN74	LV273A	١	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> -0.1			V <sub>CC</sub> -0.1			
Vou	$I_{OH} = -2 \text{ mA}$	2.3 V	2			2			V
VOH	I <sub>OH</sub> = -6 mA	3 V	2.48	12.	,	2.48			V
	$I_{OH} = -12 \text{ mA}$	4.5 V	3.8	, Si		3.8			
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V		27	0.1			0.1	
Vol	I <sub>OL</sub> = 2 mA	2.3 V		1	0.4			0.4	V
VOL	I <sub>OL</sub> = 6 mA	3 V	")2	)	0.44			0.44	V
	I <sub>OL</sub> = 12 mA	4.5 V	0%		0.55			0.55	
lį	$V_I = V_{CC}$ or GND	0 V to 5.5 V	Q		±1			±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20			20	μΑ
l <sub>off</sub>	$V_{I}$ or $V_{O} = 0$ to 5.5 V	0 V			5			5	μΑ
C <sub>i</sub>	$V_I = V_{CC}$ or GND	3.3 V		2			2		pF



SCLS399B - APRIL 1998 - REVISED MAY 2000

### timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

			$T_A = 2$	25°C	SN54L	/273A	SN74L	/273A	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Ţ.	Pulse duration	CLR low	6.5		7		7		ns
t <sub>W</sub>	ruise dui ation	CLK high or low	7		8.5	(C)	8.5		110
Ţ.	Output the state had an OUT	Data	8.5		10.5	IL.	10.5		20
t <sub>su</sub>	Setup time, data before CLK↑	CLR inactive	4		4	,	4		ns
t <sub>h</sub>	Hold time, data after CLK↑		0.5		1		1		ns

### timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 2	25°C	SN54L	/273A	SN74L	V273A	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Γ.	Pulse duration	CLR low	5		6		6		
t <sub>W</sub>	ruise duration	CLK high or low	5		6.5	(C)	6.5		ns
Ţ.		Data	5.5		6.5	IF	6.5		
t <sub>su</sub>	Setup time, data before CLK↑	CLR inactive	2.5		2.5	,	2.5		ns
th	Hold time, data after CLK↑		1		1		1		ns

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 2	25°C	SN54L	V273A	SN74L	/273A	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Pulse duration	CLR low	5		5	<u> </u>	5		no
t <sub>W</sub>	ruise duiation	CLK high or low	5		5	'C,'	5		ns
Γ.	Output the state had an OUT	Data	4.5		4.5	IL.	4.5		ns
t <sub>su</sub>	Setup time, data before CLK↑	CLR inactive	2		2		2		115
t <sub>h</sub>	Hold time, data after CLK↑		1		1		1		ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	Δ = 25°C	;	SN54L	V273A	SN74L	V273A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f			C <sub>L</sub> = 15 pF	55*	95*		45*	1/2	45		MHz
†max			C <sub>L</sub> = 50 pF	45	75		40	17/2	40		IVITIZ
<sup>t</sup> pd	CLK	Q	C 15 pE		10.4*	18.3*	1*	20.5*	1	20.5	ns
t <sub>PHL</sub>	CLR	Q	C <sub>L</sub> = 15 pF		10.3*	19*	1*/	21*	1	21	115
<sup>t</sup> pd	CLK	Q			12.9	22.1	77(	25	1	25	
<sup>t</sup> PHL	CLR	Q	C <sub>L</sub> = 50 pF		13.1	22.8	0 1	25.5	1	25.5	ns
<sup>t</sup> sk(o)						2	Q'			2	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.



SCLS399B - APRIL 1998 - REVISED MAY 2000

# switching characteristics over recommended operating free-air temperature range, $V_{\text{CC}}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	T,	<sub>Δ</sub> = 25°C	;	SN54L	/273A	SN74L\	/273A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
			C <sub>L</sub> = 15 pF	75*	140*		65*	2	65		MHz
<sup>f</sup> max			C <sub>L</sub> = 50 pF	50	110		45	,S	45		IVITZ
t <sub>pd</sub>	CLK	Q	C: 15 pF		7.1*	13.6*	1*	16*	1	16	
t <sub>PHL</sub>	CLR	Q	C <sub>L</sub> = 15 pF		6.9*	13.6*	1*/	16*	1	16	ns
t <sub>pd</sub>	CLK	Q			9.1	17.1	77	19.5	1	19.5	
<sup>t</sup> PHL	CLR	Q	C <sub>L</sub> = 50 pF		8.7	17.1	0 1	19.5	1	19.5	ns
t <sub>sk(o)</sub>			1			1.5	Q.			1.5	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	<sub>Δ</sub> = 25°C	;	SN54LV	V273A	SN74L\	/273A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
4			C <sub>L</sub> = 15 pF	120*	205*		100*	3	100		MHz
fmax			C <sub>L</sub> = 50 pF	80	160		70	,	70		IVITIZ
<sup>t</sup> pd	CLK	Q	C <sub>L</sub> = 15 pF		4.8*	9*	1*	10.5*	1	10.5	no
<sup>t</sup> PHL	CLR	Q	CL = 13 pr		4.7*	8.5*	1*/	10*	1	10	ns
<sup>t</sup> pd	CLK	Q			6.2	11	977	12.5	1	12.5	
t <sub>PHL</sub>	CLR	Q	$C_{L} = 50 \text{ pF}$		6	10.5	0 1	12	1	12	ns
<sup>t</sup> sk(o)						1	Q"			1	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

### noise characteristics, $V_{CC} = 3.3 \text{ V}$ , $C_L = 50 \text{ pF}$ , $T_A = 25^{\circ}\text{C}$ (see Note 5)

	PARAMETER	SN	74LV273	8A	UNIT
	FARAWETER	MIN	TYP	MAX	ONIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.4	0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.4	-0.8	V
VOH(V)	Quiet output, minimum dynamic VOH		2.9		V
VIH(D)	High-level dynamic input voltage	2.31			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.99	V


NOTE 5: Characteristics are for surface-mount packages only.

#### operating characteristics, T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS		VCC	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	C <sub>L</sub> = 50 pF,	f = 10 MHz	3.3 V	15.9	рF
				5 V	17.1	



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq 3$  ns,  $t_f \leq 3$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated