

# SN54LV373A, SN74LV373A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS407B – APRIL 1998 – REVISED MAY 2000

- **EPIC™** (Enhanced-Performance Implanted CMOS) Process
- Typical  $V_{OLP}$  (Output Ground Bounce)  
 $<0.8\text{ V}$  at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$
- Typical  $V_{OHV}$  (Output  $V_{OH}$  Undershoot)  
 $>2.3\text{ V}$  at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$
- 2-V to 5.5-V  $V_{CC}$  Operation
- Support Mixed-Mode Voltage Operation on All Ports
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200\text{ pF}$ ,  $R = 0$ )
- Package Options Include Plastic Small-Outline (DW, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)

## description

The 'LV373A devices are octal transparent D-type latches designed for 2-V to 5.5-V  $V_{CC}$  operation.

While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.


A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

$\overline{OE}$  does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.


To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LV373A is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74LV373A is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54LV373A ... J OR W PACKAGE  
SN74LV373A ... DB, DGV, DW, NS, OR PW PACKAGE  
(TOP VIEW)



SN54LV373A ... FK PACKAGE  
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

SCLS407B – APRIL 1998 – REVISED MAY 2000

SCLS407B – APRIL 1998 – REVISED MAY 2000

INPUTS			OUTPUT Q
OE	LE	D	
L	H	H	H
L	H	L	L
L	L	X	Q <sub>0</sub>
H	X	X	Z

Pin diagram of the 74VHC163 4-bit binary counter. The chip has 19 pins. Pin 1 is OE (Output Enable), Pin 11 is LE (Load Enable), and Pin 18 is GND. Pin 3 is 1D, Pin 4 is 1D, Pin 7 is 1D, Pin 8 is 1D, Pin 13 is 1D, Pin 14 is 1D, Pin 17 is 1D, and Pin 18 is 1D. Pin 2 is 1Q, Pin 5 is 2Q, Pin 6 is 3Q, Pin 9 is 4Q, Pin 12 is 5Q, Pin 15 is 6Q, Pin 16 is 7Q, and Pin 19 is 8Q. The chip is labeled EN C1.

Logic diagram of a 1D channel driver. The diagram shows three inputs: OE (1), LE (11), and 1D (3). OE and LE are inverted and connected to the inputs of a C1 1D block. The output of the C1 1D block is connected to a 1Q output (2) through an inverter. A bracket indicates that the output is connected to seven other channels.

## SCLS407B – APRIL 1998 – REVISED MAY 2000

# SN54LV373A, SN74LV373A

## OCTAL TRANSPARENT D-TYPE LATCHES

### WITH 3-STATE OUTPUTS

SCLS407B – APRIL 1998 – REVISED MAY 2000

#### recommended operating conditions (see Note 4)

			SN54LV373A		SN74LV373A		UNIT
			MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage		2	5.5	2	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2 V	1.5		1.5		V
		V <sub>CC</sub> = 2.3 V to 2.7 V	V <sub>CC</sub> × 0.7		V <sub>CC</sub> × 0.7		
		V <sub>CC</sub> = 3 V to 3.6 V	V <sub>CC</sub> × 0.7		V <sub>CC</sub> × 0.7		
		V <sub>CC</sub> = 4.5 V to 5.5 V	V <sub>CC</sub> × 0.7		V <sub>CC</sub> × 0.7		
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2 V	0.5		0.5		V
		V <sub>CC</sub> = 2.3 V to 2.7 V	V <sub>CC</sub> × 0.3		V <sub>CC</sub> × 0.3		
		V <sub>CC</sub> = 3 V to 3.6 V	V <sub>CC</sub> × 0.3		V <sub>CC</sub> × 0.3		
		V <sub>CC</sub> = 4.5 V to 5.5 V	V <sub>CC</sub> × 0.3		V <sub>CC</sub> × 0.3		
V <sub>I</sub>	Input voltage		0	5.5	0	5.5	V
V <sub>O</sub>	Output voltage	High or low state	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
		3-state	0	5.5	0	5.5	
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2 V	−50		−50		μA
		V <sub>CC</sub> = 2.3 V to 2.7 V	−2		−2		mA
		V <sub>CC</sub> = 3 V to 3.6 V	−8		−8		
		V <sub>CC</sub> = 4.5 V to 5.5 V	−16		−16		
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2 V	50		50		μA
		V <sub>CC</sub> = 2.3 V to 2.7 V	2		2		mA
		V <sub>CC</sub> = 3 V to 3.6 V	8		8		
		V <sub>CC</sub> = 4.5 V to 5.5 V	16		16		
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 2.3 V to 2.7 V	0	200	0	200	ns/V
		V <sub>CC</sub> = 3 V to 3.6 V	0	100	0	100	
		V <sub>CC</sub> = 4.5 V to 5.5 V	0	20	0	20	
T <sub>A</sub>	Operating free-air temperature		−55	125	−40	85	°C

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	SN54LV373A			SN74LV373A			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = –50 μA	2 V to 5.5 V	V <sub>CC</sub> –0.1			V <sub>CC</sub> –0.1			V
	I <sub>OH</sub> = –2 mA	2.3 V	2			2			
	I <sub>OH</sub> = –8 mA	3 V	2.48			2.48			
	I <sub>OH</sub> = –16 mA	4.5 V	3.8			3.8			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	2 V to 5.5 V	0.1			0.1			V
	I <sub>OL</sub> = 2 mA	2.3 V	0.4			0.4			
	I <sub>OL</sub> = 8 mA	3 V	0.44			0.44			
	I <sub>OL</sub> = 16 mA	4.5 V	0.55			0.55			
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	0 V to 5.5 V	±1			±1			μA
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V	±5			±5			μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V	20			20			μA
I <sub>off</sub>	V <sub>I</sub> or V <sub>O</sub> = 0 to 5.5 V	0 V	5			5			μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V	2.9			2.9			pF

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

# SN54LV373A, SN74LV373A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS407B – APRIL 1998 – REVISED MAY 2000

**timing requirements over recommended operating free-air temperature range,  $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$  (unless otherwise noted) (see Figure 1)**

			$T_A = 25^\circ\text{C}$		SN54LV373A		SN74LV373A		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
$t_W$	Pulse duration, LE high		6		6.5		6.5		ns
$t_{su}$	Setup time, data before LE↓	High or low	4.5		5		5		ns
$t_h$	Hold time, data after LE↓	High or low	1.5		1.5		1.5		ns

**timing requirements over recommended operating free-air temperature range,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  (unless otherwise noted) (see Figure 1)**

			$T_A = 25^\circ\text{C}$		SN54LV373A		SN74LV373A		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
$t_W$	Pulse duration, LE high		5		5		5		ns
$t_{su}$	Setup time, data before LE↓	High or low	4		4		4		ns
$t_h$	Hold time, data after LE↓	High or low	1		1		1		ns

**timing requirements over recommended operating free-air temperature range,  $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (unless otherwise noted) (see Figure 1)**

			$T_A = 25^\circ\text{C}$		SN54LV373A		SN74LV373A		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
$t_W$	Pulse duration, LE high		5		5		5		ns
$t_{su}$	Setup time, data before LE↓	High or low	4		4		4		ns
$t_h$	Hold time, data after LE↓	High or low	1		1		1		ns

**switching characteristics over recommended operating free-air temperature range,  $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$  (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			SN54LV373A		SN74LV373A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{pd}$	D	Q	$C_L = 15\text{ pF}$	8.3*	15.2*		1*	17*	1	17	ns
	LE	Q		9.1*	15.7*		1*	19*	1	19	
$t_{en}$	$\overline{OE}$	Q		8.9*	15.8*		1*	19*	1	19	
$t_{dis}$	$\overline{OE}$	Q		6.2*	12.6*		1*	15*	1	15	
$t_{pd}$	D	Q	$C_L = 50\text{ pF}$	10.4	18		1	21	1	21	ns
	LE	Q		11.1	18.6		1	22	1	22	
$t_{en}$	$\overline{OE}$	Q		10.9	18.8		1	22	1	22	
$t_{dis}$	$\overline{OE}$	Q		8.3	17.4		1	19	1	19	
$t_{sk(o)}$					2					2	

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

# SN54LV373A, SN74LV373A

## OCTAL TRANSPARENT D-TYPE LATCHES

### WITH 3-STATE OUTPUTS

SCLS407B – APRIL 1998 – REVISED MAY 2000

**switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			SN54LV373A		SN74LV373A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	D	Q	C <sub>L</sub> = 15 pF	5.8*	11.4*		1*	13.5*	1	13.5	ns
	LE	Q		6.4*	11*		1*	13*	1	13	
t <sub>en</sub>	$\overline{OE}$	Q		6.3*	11.4*		1*	13.5*	1	13.5	
t <sub>dis</sub>	$\overline{OE}$	Q		4.7*	10*		1*	12*	1	12	
t <sub>pd</sub>	D	Q	C <sub>L</sub> = 50 pF	7.3	14.9		1	17	1	17	ns
	LE	Q		7.8	14.5		1	16.5	1	16.5	
t <sub>en</sub>	$\overline{OE}$	Q		7.7	14.9		1	17	1	17	
t <sub>dis</sub>	$\overline{OE}$	Q		6	13.2		1	15	1	15	
t <sub>sk(o)</sub>					1.5					1.5	

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

**switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			SN54LV373A		SN74LV373A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	D	Q	C <sub>L</sub> = 15 pF	4.1*	7.2*		1*	8.5*	1	8.5	ns
	LE	Q		4.5*	7.2*		1*	8.5*	1	8.5	
t <sub>en</sub>	$\overline{OE}$	Q		4.5*	8.1*		1*	9.5*	1	9.5	
t <sub>dis</sub>	$\overline{OE}$	Q		3.3*	7.2*		1*	8.5*	1	8.5	
t <sub>pd</sub>	D	Q	C <sub>L</sub> = 50 pF	5.1	9.2		1	10.5	1	10.5	ns
	LE	Q		5.5	9.2		1	10.5	1	10.5	
t <sub>en</sub>	$\overline{OE}$	Q		5.5	10.1		1	11.5	1	11.5	
t <sub>dis</sub>	$\overline{OE}$	Q		4	9.2		1	10.5	1	10.5	
t <sub>sk(o)</sub>					1					1	

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

**noise characteristics, V<sub>CC</sub> = 3.3 V, C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25°C (see Note 5)**

PARAMETER		SN74LV373A			UNIT
		MIN	TYP	MAX	
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.6	0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		−0.6	−0.8	V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		2.9		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2.31			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage		0.99		V

NOTE 5: Characteristics are for surface-mount packages only.


**operating characteristics, T<sub>A</sub> = 25°C**

PARAMETER		TEST CONDITIONS		V <sub>CC</sub>	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	Outputs enabled	C <sub>L</sub> = 50 pF, f = 10 MHz	3.3 V	17.4	pF
				5 V	19.5	

# SN54LV373A, SN74LV373A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS407B – APRIL 1998 – REVISED MAY 2000

## PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1\text{ MHz}$ ,  $Z_O = 50\text{ }\Omega$ ,  $t_r \leq 3\text{ ns}$ ,  $t_f \leq 3\text{ ns}$ .
  - D. The outputs are measured one at a time with one input transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.