捷多邦,专业PCB打样**ISN544小银744A**出**S**N74LV374A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCLS408B - APRIL 1998 - REVISED MAY 2000


- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- 2-V to 5.5-V V_{CC} Operation
- Support Mixed-Mode Voltage Operation on All Ports
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per
 MIL-STD-883, Method 3015; Exceeds 200 V
 Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)

description


The 'LV374A devices are octal edge-triggered D-type flip-flops designed for 2-V to 5.5-V V_{CC} operation.

These devices feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

SN54LV374A . . . J OR W PACKAGE SN74LV374A . . . DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)



SN54LV374A . . . FK PACKAGE (TOP VIEW)



On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LV374A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LV374A is characterized for operation from –40°C to 85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FPICIS a trademark of Texas Instruments




SCLS408B - APRIL 1998 - REVISED MAY 2000

FUNCTION TABLE (each flip-flop)


	INPUTS	OUTPUT	
OE	CLK	D	Q
L	↑	Н	Н
L	\uparrow	L	L
L	L	Χ	Q ₀
Н	X	Χ	Z

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SCLS408B - APRIL 1998 - REVISED MAY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		-0.5 V to 7 V
Input voltage range, V _I (see Note 1)		
Voltage range applied to any output in the high-i		
or power-off state, V_O (see Note 1)		-0.5 V to 7 V
Output voltage range, V _O (see Notes 1 and 2)		
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)		
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$		
Continuous output current, I_O ($V_O = 0$ to V_{CC})		
Continuous current through V _{CC} or GND		
Package thermal impedance, θ_{JA} (see Note 3):		
	DGV package	
	DW package	
	NS package	
	PW package	
Storage temperature range, T _{sta}		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

SCLS408B - APRIL 1998 - REVISED MAY 2000

recommended operating conditions (see Note 4)

			SN54L	.V374A	SN74L	V374A	UNIT
			MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
\/	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7		V _{CC} ×0.7		V
VIH	riigii-ievei iiiput voitage	V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7		V _{CC} ×0.7		V
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7		V _{CC} ×0.7		
		V _{CC} = 2 V		0.5		0.5	
\/	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
VIL	Low-level input voltage	V _{CC} = 3 V to 3.6 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
		V _{CC} = 4.5 V to 5.5 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	
٧ı	Input voltage		0	3 5.5	0	5.5	V
\/a	Output voltage	High or low state	0	∠V _{CC}	0	Vcc	V
۷o	Output voltage	3-state	0	5.5	0	5.5	V
		V _{CC} = 2 V	1	-50		-50	μΑ
	High-level output current	V _{CC} = 2.3 V to 2.7 V	20	-2		-2	
ЮН	riigii-ievei oatpat carrent	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	0	-8		-8	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	Q	-16		-16	
		V _{CC} = 2 V		50		50	μΑ
اما	Low lovel output ourrent	V _{CC} = 2.3 V to 2.7 V		2		2	
IOL	Low-level output current	V _{CC} = 3 V to 3.6 V		8		8	mA
		V _{CC} = 4.5 V to 5.5 V		16		16	
		V _{CC} = 2.3 V to 2.7 V	0	200	0	200	
Δt/Δν	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V	0	100	0	100	ns/V
		V _{CC} = 4.5 V to 5.5 V	0	20	0	20	
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		SN54	LV374A	SN74	4LV374A		LINUT
PARAMETER	TEST CONDITIONS	vcc	MIN	TYP MAX	MIN	TYP	MAX	UNIT
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} -0.1		V _{CC} -0.1			
Vou	$I_{OH} = -2 \text{ mA}$	2.3 V	2		2			V
Voн	$I_{OH} = -8 \text{ mA}$	3 V	2.48		2.48			V
	I _{OH} = -16 mA	4.5 V	3.8	3	3.8			
	I _{OL} = 50 μA	2 V to 5.5 V		0.1			0.1	
Voi	I _{OL} = 2 mA	2.3 V		0.4			0.4	V
VOL	I _{OL} = 8 mA	3 V		0.44			0.44	V
	I _{OL} = 16 mA	4.5 V	72 _G	0.55			0.55	
lį	$V_I = V_{CC}$ or GND	0 V to 5.5 V	08	±1			±1	μΑ
loz	$V_O = V_{CC}$ or GND	5.5 V	Q.	±5			±5	μА
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		20			20	μΑ
loff	V_I or $V_O = 0$ to 5.5 V	0 V		5			5	μΑ
Ci	$V_I = V_{CC}$ or GND	3.3 V		2.9		2.9		pF



SCLS408B - APRIL 1998 - REVISED MAY 2000

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

		T _A = :	T _A = 25°C		25°C SN54LV374A		/374A	SN74LV374A		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT		
t _W	Pulse duration, CLK high or low	6		7	W.U	7		ns		
t _{su}	Setup time, data before CLK↑	5		5.5	N.	5.5		ns		
t _h	Hold time, data after CLK↑	2.5		2.5		2.5		ns		

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

		$T_A = 1$	T _A = 25°C		/374A	SN74LV374A		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, CLK high or low	5		5.5	W.U	5.5		ns
t _{su}	Setup time, data before CLK↑	4.5		4.5	JIV.	4.5		ns
t _h	Hold time, data after CLK↑	2	·	2		2	·	ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C	SN54LV374A	SN74LV374A	UNIT
		MIN MAX	MIN MAX	MIN MAX	UNIT
t _W	Pulse duration, CLK high or low	5	5 11 11	5	ns
t _{su}	Setup time, data before CLK↑	3	3	3	ns
t _h	Hold time, data after CLK↑	2	2	2	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	4 = 25°C	;	SN54L\	/374A	SN74L	/374A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
4			C _L = 15 pF	60*	105*		50*		50		MHz
fmax			C _L = 50 pF	50	85		40	2	40		IVITZ
t _{pd}	CLK	Q			9.7*	16.3*	1*	19*	1	19	
t _{en}	ŌE	Q	C _L = 15 pF		8.9*	15.9*	1*	19*	1	19	ns
^t dis	ŌĒ	Q			6.3*	12.6*	1*	15*	1	15	
^t pd	CLK	Q			11.8	19.3	70	23	1	23	
t _{en}	ŌE	Q	C 50 pF		10.9	18.8	& 1	22	1	22	20
^t dis	ŌĒ	Q	$C_L = 50 \text{ pF}$		8.2	17.3	1	19	1	19	ns
t _{sk(o)}						2				2	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



SCLS408B - APRIL 1998 - REVISED MAY 2000

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	<u>Վ</u> = 25°C	;	SN54L	/374A	SN74L\	/374A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
4			C _L = 15 pF	80*	150*		70*		70		MHz
f _{max}			C _L = 50 pF	55	110		50	5	50		IVITZ
^t pd	CLK	Q			6.8*	12.7*	1*	15*	1	15	
t _{en}	ŌĒ	Q	C _L = 15 pF		6.3*	11*	1*	13*	1	13	ns
^t dis	ŌĒ	Q			4.7*	10.5*	1*	12.5*	1	12.5	
t _{pd}	CLK	Q			8.3	16.2	70	18.5	1	18.5	
t _{en}	ŌĒ	Q	C. 50 pF		7.7	14.5	& 1	16.5	1	16.5	
^t dis	ŌĒ	Q	$C_L = 50 \text{ pF}$		5.9	14	1	16	1	16	ns
tsk(o)						1.5				1.5	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	4 = 25°C	;	SN54L\	/374A	SN74L\	/374A	UNIT
PARAMETER	(INPUT) (OUTPUT)		CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			C _L = 15 pF	130*	205*		110*		110		A41.1-
f _{max}			C _L = 50 pF	85	170		75	j.	75		MHz
^t pd	CLK	Q			4.9*	8.1*	1*	9.5*	1	9.5	
ten	ŌĒ	Q	C _L = 15 pF		4.6*	7.6*	1*	9*	1	9	ns
^t dis	ŌĒ	Q			3.4*	6.8*	1*	8*	1	8	
^t pd	CLK	Q			5.9	10.1	70	11.5	1	11.5	
t _{en}	ŌE	Q	C. 50 pF		5.5	9.6	Q 1	11	1	11	
^t dis	ŌĒ	Q	$C_L = 50 \text{ pF}$		4	8.8	1	10	1	10	ns
^t sk(o)						1				1	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, $V_{CC} = 3.3 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 5)

	PARAMETER		SN74LV374A			
	PARAMETER	MIN	MIN TYP MAX		UNIT	
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.6	0.8	V	
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.5	-0.8	V	
VOH(V)	Quiet output, minimum dynamic VOH		2.9		V	
VIH(D)	High-level dynamic input voltage	2.31			V	
V _{IL(D)}	Low-level dynamic input voltage			0.99	V	

NOTE 5: Characteristics are for surface-mount packages only.


operating characteristics, T_A = 25°C

PARAMETER			TEST CO	VCC	TYP	UNIT	
	Dower discination conscitance	Outputs enabled	$C_1 = 50 pF$	f = 10 MHz	3.3 V	21.1	s.E
Cpd	Power dissipation capacitance	Outputs enabled	$C_L = 50 \text{ pr},$	1 = 10 MHZ	5 V	22.8	p⊦



SCLS408B - APRIL 1998 - REVISED MAY 2000

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f \leq 3$ ns, $t_f \leq 3$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated