捷多邦,专业PCB打样**ISN544V的411A**出**SN74LV541A** OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCLS410D - APRIL 1998 - REVISED MAY 2000

- **EPIC** ™ (Enhanced-Performance Implanted **CMOS) Process**
- Typical V_{OLP} (Output Ground Bounce) $<0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_{A} = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) >2.3 V at $V_{CC} = 3.3$ V, $T_A = 25$ °C
- 2-V to 5.5-V V_{CC} Operation
- Support Mixed-Mode Voltage Operation on **All Ports**
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- **ESD Protection Exceeds 200 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- **Package Options Include Plastic** Small-Outline (DW, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Package, Chip Carriers (FK), and DIPs (J)

description


The 'LV541A devices are octal buffers/drivers designed for 2-V to 5.5-V V_{CC} operation.

These devices are ideal for driving bus lines or buffer memory address registers. They feature inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.

SN54LV541A...JORWPACKAGE SN74LV541A...DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)



SN54LV541A . . . FK PACKAGE (TOP VIEW)



The 3-state control gate is a two-input AND gate with active-low inputs so that if either output-enable (OE1 or OE2) input is high, all corresponding outputs are in the high-impedance state. The outputs provide noninverted data when they are not in the high-impedance state.


To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LV541A is characterized for operation over the full military temperature range of -55°C to 125°C. WWW.DZSC.C The SN74LV541A is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each buffer/driver)


LW	INPUTS		OUTPUT
OE1	OE2	Α	Y
L	L	L	L
L	L	Н	Н
Н	X	Χ	Z
Х	Н	Χ	Z

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCLS410D - APRIL 1998 - REVISED MAY 2000

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	–0.5 V to 7 V
Output voltage range applied in the high or low state, VO (see Notes 1 and	2) -0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±35 mA
Continuous current through V _{CC} or GND	±70 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	70°C/W
DGV package	92°C/W
DW package	58°C/W
NS package	60°C/W
PW package	83°C/W
Storage temperature range, T _{stq}	

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions (see Note 4)

			SN54L	V541A	SN74L	V541A	UNIT
			MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
V	High lovel input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V _{CC} ×0.7		V _{CC} ×0.7		V
VIH	High-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} ×0.7		V _{CC} ×0.7		V
		V _{CC} = 4.5 V to 5.5 V	V _{CC} ×0.7		V _{CC} ×0.7		
		V _{CC} = 2 V		0.5		0.5	
\/	Low level input veltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		V _{CC} × 0.3		V _{CC} × 0.3	V
VIL	Low-level input voltage	V _{CC} = 3 V to 3.6 V		V _{CC} ×0.3		V _{CC} ×0.3	V
		V _{CC} = 4.5 V to 5.5 V		V _{CC} ×0.3		V _{CC} ×0.3	
٧ _I	Input voltage		0	5.5	0	5.5	V
\/-	Output voltage	High or low state	0	√VCC	0	Vcc	V
VO	Output voltage	3-state	0 /	5.5	0	5.5	V
		V _{CC} = 2 V	2	-50		-50	μΑ
	High-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	30	-2		-2	
ІОН	riigii-ievei output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	Q	-8		-8	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-16		-16	
		V _{CC} = 2 V		50		50	μΑ
lo.	Low level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2	
lOL	Low-level output current	V _{CC} = 3 V to 3.6 V		8		8	mA
		V _{CC} = 4.5 V to 5.5 V		16		16	
		V _{CC} = 2.3 V to 2.7 V	0	200	0	200	
Δt/Δν	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V	0	100	0	100	ns/V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	0	20	0	20	
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	,,	SN54LV541	Α	SN74	LV541A		UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN TYP	MAX	MIN	TYP	MAX	UNIT
	$I_{OH} = -50 \mu A$	2 V to 5.5 V	V _{CC} -0.1		V _{CC} -0.1			
VOH	$I_{OH} = -2 \text{ mA}$	2.3 V	2		2			V
VOH	$I_{OH} = -8 \text{ mA}$	3 V	2.48		2.48			v
	I _{OH} = -16 mA	4.5 V	3.8	2	3.8			
	I _{OL} = 50 μA	2 V to 5.5 V	Ş	0.1			0.1	
Vo.	I _{OL} = 2 mA	2.3 V	W.	0.4			0.4	V
VOL	I _{OL} = 8 mA	3 V	6	0.44			0.44	v
	I _{OL} = 16 mA	4.5 V	770	0.55			0.55	
lį	$V_I = V_{CC}$ or GND	0 V to 5.5 V	0	±1			±1	μΑ
loz	$V_O = V_{CC}$ or GND	5.5 V	Q	±5			±5	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		20			20	μΑ
l _{off}	V_I or $V_O = 0$ to 5.5 V	0 V		5			5	μΑ
C _i	$V_I = V_{CC}$ or GND	3.3 V	2			2	·	pF



SN54LV541A, SN74LV541A OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCLS410D - APRIL 1998 - REVISED MAY 2000

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	ղ = 25°C	;	SN54L	V541A	SN74L\	/541A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t pd	А	Υ			6.7*	11.3*	1*	13.5*	1	13.5	
^t en	ŌE	Υ	C _L = 15 pF		8.5*	16.6*	1*	19.5*	1	19.5	ns
^t dis	ŌĒ	Υ			8.4*	13.1*	1*	15*	1	15	
^t pd	А	Υ			8.7	15.9	1,	18.5	1	18.5	
t _{en}	ŌE	Υ	0 50 5		10.5	20.7	979	24	1	24	
^t dis	ŌĒ	Υ	C _L = 50 pF		12.3	17.9	Q 1	20	1	20	ns
tsk(o)						2	Q			2	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	M TO LO		FROM TO	LOAD	T,	ղ = 25°C	;	SN54L	V541A	SN74L\	/541A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT		
^t pd	А	Υ			4.8*	7*	1*	8.5*	1	8.5			
t _{en}	ŌE	Υ	C _L = 15 pF		6.1*	10.5*	1*	12.5*	1	12.5	ns		
^t dis	ŌĒ	Υ			5.8*	11*	1*	12*	1	12			
^t pd	А	Υ			6.1	10.5	1,	12	1	12			
t _{en}	ŌE	Υ	0 50 5		7.4	14	977	16	1	16			
t _{dis}	ŌE	Υ	$C_L = 50 pF$		8.8	15.4	01	17.5	1	17.5	ns		
tsk(o)						1.5	Q.			1.5			

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	չ = 25°C	;	SN54L	V541A	SN74L	/541A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t pd	А	Υ			3.5*	5*	1*	6*	1	6	
ten	ŌE	Υ	C _L = 15 pF		4.3*	7.2*	1*	8.5*	1	8.5	ns
^t dis	ŌĒ	Υ			3.9*	7.5*	1*	8*	1	8	
^t pd	А	Υ			4.3	7	1,	8	1	8	
ten	ŌE	Υ	0 50 - 5		5.3	9.2	997	10.5	1	10.5	
^t dis	ŌE	Υ	$C_L = 50 pF$		5.6	8.8	Q ² 1	10	1	10	ns
^t sk(o)						1	Q'			1	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



SN54LV541A, SN74LV541A OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCLS410D - APRIL 1998 - REVISED MAY 2000

noise characteristics, V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C (see Note 5)

	PARAMETER	SN	UNIT		
	PARAMETER				UNIT
V _{OL(P)}	Quiet output, maximum dynamic VOL		0.5	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.4	-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		2.9		V
VIH(D)	High-level dynamic input voltage	2.31			V
V _{IL(D)}	Low-level dynamic input voltage			0.99	V


NOTE 5: Characteristics are for surface-mount packages only.

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER			TEST CONDITIONS			UNIT
C _{pd} F	Dower dissination conscitones	Outnute enabled	$C_1 = 50 pF$	f = 10 MHz	3.3 V	16.3	pF
	Power dissipation capacitance	Outputs enabled	CL = 50 pr,	1 = 10 IVIDZ	5 V	17.8	þг

SCLS410D - APRIL 1998 - REVISED MAY 2000

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f \leq 3$ ns, $t_f \leq 3$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated