捷多邦,专业PCB**ISN54AH@T867為SN57**4AHCT367 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SCLS418E - JUNE 1998 - REVISED JUNE 2000

- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Inputs Are TTL-Voltage Compatible
- True Outputs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs


description

The 'AHCT367 devices are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices are organized as dual 4-line and 2-line buffers/drivers with active-low output-enable (1OE and 2OE) inputs. When OE is low, the device passes noninverted data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.

SN54AHCT367 . . . J OR W PACKAGE SN74AHCT367 . . . D, DB, DGV, N, OR PW PACKAGE (TOP VIEW)

1 <mark>OE</mark>	1	U	16	V _{CC}
1A1	2] 20E
1Y1	[3		14] 2A2
1A2	4			2Y2
1Y2	5		12] 2A1
1A3	6		11	2Y1
1Y3	7		10] 1A4
GND	8		9	1Y4

SN54AHCT367 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54AHCT367 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHCT367 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each buffer/driver)

	, , , , , , , , , , , , , , , , , , , ,								
IN	IPUTS	OUTPUT							
OE	Α	Y							
Н	Х	Z							
L	Н	Н							
L	A L	L							


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN54AHCT367, SN74AHCT367 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS


SCLS418E - JUNE 1998 - REVISED JUNE 2000

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.

logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}		0.5 V to 7 V
Input voltage range, V _I (see Note 1)		
Output voltage range, VO (see Note 1)		
Input clamp current, I_{IK} ($V_I < 0$)		
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}	;)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		±25 mA
Continuous current through V _{CC} or GND		±75 mA
Package thermal impedance, θ_{JA} (see Note 2):	D package	73°C/W
	DB package	82°C/W
	DGV package	120°C/W
	N package	67°C/W
	PW package	108°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51.



SCLS418E - JUNE 1998 - REVISED JUNE 2000

recommended operating conditions (see Note 3)

		SN54AHCT367		SN74AHCT367		UNIT
		MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
V _{IH}	High-level input voltage	2	2	2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
٧ı	Input voltage	0	5.5	0	5.5	V
Vo	Output voltage	0	VCC	0	Vcc	V
ІОН	High-level output current	22	-8		-8	mA
loL	Low-level output current	70	8		8	mA
Δt/Δν	Input transition rise or fall rate	Q	20		20	ns/V
T _A	Operating free-air temperature	- 55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	vcc	T _A = 25°C			SN54AHCT367		SN74AHCT367		UNIT
PARAMETER			MIN	TYP	MAX	MIN	MAX	MIN	MAX	OIVII
V	I _{OH} = -50 μA	4.5 V	4.4	4.5		4.4		4.4		V
VOH	I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		٧
VOL	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	V
	I _{OL} = 8 mA	4.5 V			0.36		0.44		0.44	V
lį	V _I = V _{CC} or GND	0 V to 5.5 V			±0.1*		±1*		±1	μΑ
loz	$V_I = V_{CC}$ or GND, $V_O = V_{CC}$ or GND, $\overline{OE} = V_{IH}$	5.5 V			±0.25	(Q.Z.)	±2.5		±2.5	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4	200	40		40	μΑ
∆l _{CC} †	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			1.35	AA A	1.5		1.5	mA
Ci	$V_I = V_{CC}$ or GND	5 V		2.5	10		10		10	pF
Co	$V_O = V_{CC}$ or GND	5 V		5	·					pF

 $^{^*}$ On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 \text{ V}$.



[†] This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or VCC.

SN54AHCT367, SN74AHCT367 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SCLS418E - JUNE 1998 - REVISED JUNE 2000

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETER	FROM	то	LOAD	T	√ = 25°C	;	SN54AHCT367		SN74AHCT367		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
t _{PLH}	Α	Y	C _L = 15 pF		2.5*	4.8*	1*	6.5*	1	5.5	ns	
t _{PHL}		'	CL = 13 μ		2.5*	4.8*	1*	6.5*	1	5.5	115	
^t PZH	0	OE Y	C _I = 15 pF		3.5*	8*	1*	9.5*	1	8.5	ns	
tPZL	1 OE	ī	CL = 15 pr		2.8*	7*	1*	8.5*	1	7.5	115	
t _{PHZ}	ŌĒ	<u>OF</u>	Y	C _I = 15 pF		3.1*	8*	1*	9.5*	1	8.5	ns
t _{PLZ}		T	OL = 13 pr		2.8*	7*	1*,0	8.5*	1	7.5	115	
t _{PLH}	А	Y	C _I = 50 pF		3.5	5.8	1)	7.5	1	6.5	ns	
t _{PHL}		A	ī	CL = 50 pr		3.3	5.8	Q1	7.5	1	6.5	115
^t PZH	ŌĒ	Y	C _I = 50 pF		4.5	9	Q 1	10.5	1	9.5	20	
t _{PZL}		OE	OE .	ī	CL = 50 pr		3.7	8	1	9.5	1	8.5
t _{PHZ}	ŌĒ	Y	C: - 50 pF		4.1	9	1	10.5	1	9.5	no	
t _{PLZ}	OE .	Ť	C _L = 50 pF		3.6	8	1	9.5	1	8.5	ns	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, $V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 4)

PARAMETER			SN74AHCT367			
FARAMETER		MIN	TYP	MAX	UNIT	
VOL(P)	Quiet output, maximum dynamic VOL		0.4		V	
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.4		V	
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		4.7		V	
V _{IH(D)}	High-level dynamic input voltage	2			V	
V _{IL(D)}	Low-level dynamic input voltage			0.8	V	


NOTE 4: Characteristics are for surface-mount packages only.

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER		ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	22	pF

SCLS418E - JUNE 1998 - REVISED JUNE 2000

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f \leq 3$ ns, $t_f \leq 3$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated