捷多邦,专业PCB打样**SN**54**AH@36**录出**SN**74AHC367 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SCLS424D - JUNE 1998 - REVISED JANUARY 2000

- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Operating Range 2-V to 5.5-V V_{CC}
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

description


The 'AHC367 devices are hex buffers and line drivers designed for 2-V to 5.5-V V_{CC} operation.

These devices are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The 'AHC367 devices are organized as dual 4-line and 2-line buffers/drivers with active-low output-enable (1OE and 2OE) inputs. When OE is low, the device passes noninverted data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.

SN54AHC367 . . . J OR W PACKAGE SN74AHC367 . . . D, DB, DGV, N, OR PW PACKAGE (TOP VIEW)



SN54AHC367 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54AHC367 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHC367 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each buffer/driver)


		,
INPU	JTS	OUTPUT
OE	Α	Y
L	Н	Н
a dest	L	L
Н	Χ	Z

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.

logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}		0.5 V to 7 V
Input voltage range, V _I (see Note 1)		
Output voltage range, VO (see Note 1)		$\cdot \cdot -0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$)		–20 mA
Output clamp current, IOK (VO < 0 or VO > VCO	c)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		±25 mA
Continuous current through V _{CC} or GND		±75 mA
Package thermal impedance, θ _{JA} (see Note 2):	: D package	73°C/W
	DB package	82°C/W
	DGV package	120°C/W
	N package	67°C/W
	PW package	108°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 3)

			SN54A	HC367	SN74AI	HC367	UNIT	
			MIN	MAX	MIN	MAX	UNII	
Vcc	Supply voltage		2	5.5	2	5.5	V	
		V _{CC} = 2 V	1.5		1.5			
ViH	High-level input voltage	V _{CC} = 3 V	2.1		2.1		V	
		$V_{CC} = 5.5 \text{ V}$	3.85		3.85			
		V _{CC} = 2 V		0.5		0.5		
VIL	Low-level input voltage	V _{CC} = 3 V		0.9		0.9	V	
		$V_{CC} = 5.5 \text{ V}$		1.65		1.65		
٧ _I	Input voltage		0,	5.5	0	5.5	V	
Vo	Output voltage		9	VCC	0	VCC	V	
		$V_{CC} = 2 V$	30	-50		-50	μΑ	
IOH	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	9	-4		-4	mA	
		$V_{CC} = 5 V \pm 0.5 V$		-8		-8		
		$V_{CC} = 2 V$		50		50	μΑ	
loL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4	mA	
		$V_{CC} = 5 V \pm 0.5 V$		8		8		
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	ns/V	
ΔΨΔΨ	input transition rise of fall rate	$V_{CC} = 5 V \pm 0.5 V$		20		20	ns/v	
TA	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST COMPLIANCE	Vaa	T,	Δ = 25°C	:	SN54A	HC367	SN74AI	UNIT		
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	0.1 0.1 0.1 0.44 0.44 ±1 ±2.5 40		
		2 V	1.9	2		1.9		1.9			
	I _{OH} = -50 μA	3 V	2.9	3		2.9		2.9			
VOH		4.5 V	4.4	4.5		4.4		4.4		V	
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48			
	I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8			
		2 V			0.1		0.1		0.1		
	I _{OL} = 50 μA	3 V			0.1		0.1		0.1		
VOL		4.5 V			0.1	,4	0.1		0.1	V	
	I _{OL} = 4 mA	3 V			0.36	(0)	0.5		0.44		
	I _{OL} = 8 mA	4.5 V			0.36	90	0.5		0.44		
lį	V _I = V _{CC} or GND	0 V to 5.5 V			±0.1	d'a	±1*		±1	μΑ	
loz	$\frac{V_{L}}{OE} = V_{CC}$ or GND, $V_{O} = V_{CC}$ or GND,	5.5 V			±0.25		±2.5		±2.5	μΑ	
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μΑ	
C _i	$V_I = V_{CC}$ or GND	5 V		3	10				10	pF	
Co	$V_O = V_{CC}$ or GND	5 V		5.1						pF	

 $^{^*}$ On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 \text{ V}$.



SN54AHC367, SN74AHC367 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SCLS424D - JUNE 1998 - REVISED JANUARY 2000

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	\ = 25°C	;	SN54AI	HC367	SN74A	HC367	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT		
t _{PLH}	А	Y	C _L = 15 pF		4.7*	8.3*	1*	10*	1	10	ns		
^t PHL	A	'	CL = 13 pr		4.7*	83*	1*	10*	1	10	115		
^t PZH	ŌĒ	Y	C _L = 15 pF		5.1*	10.5*	1*	12.5*	1	12.5	ns		
^t PZL		'	CL = 13 pr		5.1*	10.5*	1*	12.5*	1	12.5	115		
^t PHZ	ŌĒ	OE	Y	C ₁ = 15 pF		4*	10.5*	1*	12.5*	1	12.5	ns	
t _{PLZ}		'	OL = 10 pi		4.9*	10.5*	1*	12.5*	1	12.5	113		
^t PLH	А	Y	C _L = 50 pF		6.1	11.8	15	13.5	1	13.5	ns		
^t PHL	Λ	'	CL = 30 pr		6.2	11.8	70	13.5	1	13.5	115		
^t PZH	ŌĒ	Y	C _I = 50 pF		6.4	14	& 1	16	1	16	ns		
t _{PZL}	OE	OE		CL = 50 pr		6.8	14	1	16	1	16	115	
^t PHZ	<u> </u>	OF	ŌĒ	Y	C _L = 50 pF		6.2	13.6	1	15.5	1	15.5	ns
t _{PLZ}		'	OL = 30 pi		7.3	13.6	1	15.5	1	15.5	113		

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

00	•		, ,	•	,						
PARAMETER	FROM	TO LOAD		T	λ = 25°C	;	SN54A	HC367	SN74AI	HC367	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
tPLH	А	Y	C 15 pF		3.4*	5.9*	1*	7*	1	7	no
^t PHL		ī	C _L = 15 pF		3.6*	5.9*	1*	7*	1	7	ns
^t PZH	ŌĒ	Y	C _I = 15 pF		3.6*	7.2*	1*	8.5*	1	8.5	ns
t _{PZL}	UE UE	1	CL = 13 pr		3.8*	7.2*	1*	8.5*	1	8.5	115
^t PHZ	ŌĒ	Υ	C _I = 15 pF		2.6*	7.2*	0*	8.5*	0	8.5	ns
t _{PLZ}	OE	'	OL = 13 pi		2.6*	7.2*	0*	8.5*	0	8.5	113
t _{PLH}	А	Y	C _L = 50 pF		4.3	7.9	£	9	1	9	ns
^t PHL	^	'	CL = 30 pr		4.5	7.9	70	9	1	9	115
^t PZH	ŌĒ	OE Y C ₁ = 50 pF	$C_1 = 50 pF$		4.6	9.2	& 1	10.5	1	10.5	ns
t _{PZL}	OE	'	CL = 30 pr		4.9	9.2	1	10.5	1	10.5	115
^t PHZ	ŌĒ	Υ	Y C _L = 50 pF		3.4	9.2	0	10.5	0	10.5	ns
t _{PLZ}) DE	,	OL = 30 pi		4.5	9.2	0	10.5	0	10.5	113

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, $V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 4)

	PARAMETER	SN7	UNIT		
	PARAMETER	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.9		V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.8		V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		4.2		V
VIH(D)	High-level dynamic input voltage	3.5			V
V _{IL(D)}	Low-level dynamic input voltage			1.5	V

NOTE 4: Characteristics are for surface-mount packages only.



SCLS424D – JUNE 1998 – REVISED JANUARY 2000

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER				ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	Outputs enabled	No load,	f = 1 MHz	22.4	pF

PARAMETER MEASUREMENT INFORMATION O VCC $R_L = 1 k\Omega$ Open **TEST** S1 From Output **From Output** Test **Ģ GND Under Test Under Test** tPLH/tPHL Open tPLZ/tPZL **VCC** (see Note A) (see Note A) **GND** tPHZ/tPZH **Open Drain** VCC LOAD CIRCUIT FOR LOAD CIRCUIT FOR **TOTEM-POLE OUTPUTS** 3-STATE AND OPEN-DRAIN OUTPUTS **VCC Timing Input** 0 V tsu VCC **VCC** 50% V_CC 50% V_CC Input 50% V_CC 50% V_CC **Data Input** 0 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PULSE DURATION** SETUP AND HOLD TIMES - vcc **VCC** Output 50% V_CC 50% V_{CC} 50% V_CC 50% V_{CC} Input Control 0 V 0 V - tplz Output ≈ VCC VOH Waveform 1 In-Phase 50% V_CC 50% V_CC 50% V_CC S1 at V_CC Output VoL (see Note B) tPHL **tPLH** ^tPZH → ^tPHZ Output Vон Waveform 2 Out-of-Phase V_{OH} - 0.3 V 50% V_CC 50% V_CC 50% V_CC S1 at GND Output (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** PROPAGATION DELAY TIMES **ENABLE AND DISABLE TIMES INVERTING AND NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING**

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z $_{O}$ = 50 $\Omega,\,t_{f}\leq$ 3 ns, $t_{f}\leq$ 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated