

- **1.4-kΩ Pullup Resistors Integrated on All Open-Drain Outputs Eliminate the Need for Discrete Resistors**
- **Designed for the IEEE Std 1284-I (Level-1 Type) and IEEE Std 1284-II (Level-2 Type) Electrical Specifications**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC 17**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin-Shrink Small-Outline (DGG) Packages**

**description**

The SN74LV161284 is designed for 4.5-V to 5.5-V  $V_{CC}$  operation. This device provides asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.


This device has eight bidirectional bits; data can flow in the A-to-B direction when DIR is high, and in the B-to-A direction when DIR is low. This device also has five drivers, which drive the cable side, and four receivers. The SN74LV161284 has one receiver dedicated to the HOST LOGIC line and a driver to drive the PERI LOGIC line.

The output drive mode is determined by the high-drive (HD) control pin. When HD is high, the B, Y, and PERI LOGIC OUT outputs are in a totem-pole configuration, and in an open-drain configuration when HD is low. This meets the drive requirements as specified in the IEEE Std 1284-I (level-1 type) and IEEE Std 1284-II (level-2 type) parallel peripheral-interface specifications. Except for HOST LOGIC IN and PERI LOGIC OUT, all cable-side pins have a 1.4-kΩ integrated pullup resistor. The pullup resistor is switched off if the associated output driver is in the low state or if the output voltage is above  $V_{CC}$  CABLE. If  $V_{CC}$  CABLE is off, PERI LOGIC OUT is set to low.

The device has two supply voltages.  $V_{CC}$  is designed for 4.5-V to 5.5-V operation.  $V_{CC}$  CABLE supplies the output buffers of the cable side only and is designed for 4.5-V to 5.5-V operation.

The SN74LV161284 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**DGG OR DL PACKAGE  
(TOP VIEW)**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# SN74LV161284


## 19-BIT BUS INTERFACE

SCLS426A – OCTOBER 1998 – REVISED FEBRUARY 1999

FUNCTION TABLE

INPUTS		OUTPUT	MODE
DIR	HD		
L	L	Open drain	A9–A13 to Y9–Y13 and PERI LOGIC IN to PERI LOGIC OUT
		Totem pole	B1–B8 to A1–A8 and C14–C17 to A14–A17
L	H	Totem pole	B1–B8 to A1–A8, A9–A13 to Y9–Y13, PERI LOGIC IN to PERI LOGIC OUT, and C14–C17 to A14–A17
H	L	Open drain	A1–A8 to B1–B8, A9–A13 to Y9–Y13, and PERI LOGIC IN to PERI LOGIC OUT
		Totem pole	C14–C17 to A14–A17
H	H	Totem pole	A1–A8 to B1–B8, A9–A13 to Y9–Y13, C14–C17 to A14–A17, and PERI LOGIC IN to PERI LOGIC OUT

### logic diagram (positive logic)



- NOTES: A. The PMOS prevents backdriving current from the signal pins to  $V_{CC}$  CABLE when  $V_{CC}$  CABLE is open or at GND.  
 B. The PMOS prevents backdriving current from the signal pins to  $V_{CC}$  CABLE when  $V_{CC}$  CABLE is open or at GND. The PMOS is turned off when the associated driver is in the low state.

# SN74LV161284 19-BIT BUS INTERFACE

SCLS426A – OCTOBER 1998 – REVISED FEBRUARY 1999

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range: $V_{CC}$ CABLE .....	–0.5 V to 7 V
$V_{CC}$ .....	–0.5 V to 7 V
Input and output voltage range, $V_I$ and $V_O$ : Cable side (see Notes 1 and 2) .....	–2 V to 7 V
Peripheral side (see Note 1) .....	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±50 mA
Continuous current through each $V_{CC}$ or GND .....	±200 mA
Output high sink current, $I_{SK}$ ( $V_O = 5.5$ V and $V_{CC}$ CABLE = 5.5 V) .....	65 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): DGG package .....	89°C/W
DL package .....	94°C/W
Storage temperature range, $T_{stg}$ .....	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
 2. The ac input voltage pulse duration is limited to 40 ns if the amplitude is more negative than –0.5 V.  
 3. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
$V_{CC}$ CABLE	Supply voltage for the cable side, $V_{CC}$ CABLE $\geq V_{CC}$	4.5	5.5	V	
$V_{CC}$	Supply voltage	4.5	5.5	V	
$V_{IH}$	High-level input voltage	A, DIR, HD, and PERI LOGIC IN	$V_{CC} \times 0.7$	V	
		B	2		
		C14–C17	2.3		
		HOST LOGIC IN	2.6		
$V_{IL}$	Low-level input voltage	A, DIR, HD, and PERI LOGIC IN	$V_{CC} \times 0.3$	V	
		B	0.8		
		C14–C17	0.8		
		HOST LOGIC IN	1.6		
$V_I$	Input voltage	Peripheral side	0	$V_{CC}$	V
		Cable side	0	5.5	
$V_O$	Open-drain output voltage	B, Y, and PERI LOGIC OUT (HD low)	0	5.5	V
$I_{OH}$	High-level output current	B and Y outputs (HD high)		–14	mA
		A outputs and HOST LOGIC OUT		–8	
		PERI LOGIC OUT		–0.5	
$I_{OL}$	Low-level output current	B and Y outputs		14	mA
		A outputs and HOST LOGIC OUT		8	
		PERI LOGIC OUT		84	
$T_A$	Operating free-air temperature	–40	85	°C	

NOTE 4: All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# SN74LV161284

## 19-BIT BUS INTERFACE

SCLS426A – OCTOBER 1998 – REVISED FEBRUARY 1999

**electrical characteristics over recommended operating free-air temperature range,  $V_{CC}$  CABLE =  $V_{CC}$  (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	$V_{CC}$	MIN	TYP†	MAX	UNIT
$\Delta V_t$	Input hysteresis	$V_{thH} - V_{thL}$ for all inputs except the C inputs and HOST LOGIC IN	4.5 V to 5.5 V	0.4		V	
		$V_{thH} - V_{thL}$ for the HOST LOGIC IN	5 V	0.3			
		$V_{thH} - V_{thL}$ for the C inputs		0.8			
$V_{IK}$	Input clamp diode voltage	$I_I = -18$ mA	3 V	-1.2		V	
$V_{OH}$	B and Y outputs	$I_{OH} = -14$ mA (HD high)	4.5 V	3.73		V	
	A outputs and HOST LOGIC OUT	$I_{OH} = -8$ mA (HD high)		3.8			
		$I_{OH} = -50$ $\mu$ A		4.4			
	PERI LOGIC OUT	$I_{OH} = -0.5$ mA	4.5 V	4.45			
$V_{OL}$	B and Y outputs	$I_{OL} = 14$ mA	4.5 V	0.77		V	
	A outputs and HOST LOGIC OUT	$I_{OL} = 50$ $\mu$ A		0.1			
		$I_{OL} = 8$ mA		0.44			
	PERI LOGIC OUT	$I_{OL} = 84$ mA		0.7			
$I_I$	C inputs	$V_I = V_{CC}$	5.5 V	350		$\mu$ A	
		$V_I = GND$ (pullup resistors)		-5		mA	
	B and C inputs	$V_I = 5.5$ V or GND	0 to 5.5 V	$\pm 5$		mA	
	All inputs except the B or C inputs	$V_I = V_{CC}$ or GND	5.5 V	$\pm 1$		$\mu$ A	
$I_{OZ}$	B outputs	$V_O = V_{CC}$	5.5 V	350		$\mu$ A	
		$V_O = GND$ (pullup resistors)	5.5 V	-5		mA	
	A1-A8	$V_O = V_{CC}$ or GND	5.5 V	$\pm 20$		$\mu$ A	
	Open-drain Y outputs	$V_O = GND$ (pullup resistors)	5.5 V	-5		mA	
$I_{OZPU}$	B and Y outputs	$V_O = 5.5$ V	0 to 2 V	350		$\mu$ A	
		$V_O = GND$		-5		mA	
$I_{OZPD}$	B and Y outputs	$V_O = 5.5$ V	2 V to 0	350		$\mu$ A	
		$V_O = GND$		-5		mA	
$I_{off}$	Power-down output leakage, Outputs B1 – B8, Y9 – Y13, and PERI LOGIC OUT	$V_O = 5.5$ V	0	100		$\mu$ A	
	Power-down input leakage, Inputs C14 – C17 and HOST LOGIC IN	$V_I = 5.5$ V		100			
$I_{CC}\ddagger$	$V_I = V_{CC}, I_O = 0$		5.5 V	0.8		mA	
	$V_I = GND$ (12 $\times$ pullup)			70			
$C_i$	All inputs	$V_I = V_{CC}$ or GND	5 V	5		pF	
$C_{io}$	I/O ports	$V_O = V_{CC}$ or GND	5 V	9		pF	
$Z_O$	Cable side	$I_{OH} = -35$ mA	5 V	45		$\Omega$	
R pullup	Cable side	$V_O = 0$ V (in Hi Z)	5 V	1.15	1.65		k $\Omega$

† All typical values are at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$ .

‡ A maximum current of 170  $\mu$ A per pin is added to  $I_{CC}$  if the pullup resistor pin is above  $V_{CC}$ .

# SN74LV161284

## 19-BIT BUS INTERFACE

SCLS426A – OCTOBER 1998 – REVISED FEBRUARY 1999

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 1 and 2)**

PARAMETER		FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Totem pole	A or B	B or A	2		30	ns
t <sub>PHL</sub>				2		30	
t <sub>PLH</sub>	Totem pole	A	Y	2		30	ns
t <sub>PHL</sub>				2		30	
t <sub>PLH</sub>	Totem pole	C	A	2		30	ns
t <sub>PHL</sub>				2		30	
t <sub>PLH</sub>	Totem pole	PERI LOGIC IN	PERI LOGIC OUT	2		30	ns
t <sub>PHL</sub>				2		30	
t <sub>PLH</sub>	Totem pole	HOST LOGIC IN	HOST LOGIC OUT	2		30	ns
t <sub>PHL</sub>				2		30	
t <sub>slew</sub>	Totem pole	Cable-side outputs		0.05		0.95	V/ns
t <sub>en</sub>	Totem pole	HD	B, Y, and PERI LOGIC OUT	2		25	ns
t <sub>dis</sub>	Totem pole	HD	B, Y, and PERI LOGIC OUT	2		25	ns
t <sub>en</sub> - t <sub>dis</sub>						10	ns
t <sub>en</sub>		DIR	A	2		25	ns
t <sub>dis</sub>		DIR	A	2		15	ns
			B	2		25	
t <sub>r</sub> , t <sub>f</sub>	Open drain	A	B or Y			30	ns
t <sub>sk(o)</sub>		A or B	B or A		1	6	ns

† Skew is measured at 1/2 (V<sub>OH</sub> + V<sub>OL</sub>) for signals switching in the same direction.


**operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C**

PARAMETER		TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	Outputs enabled C <sub>L</sub> = 0, f = 10 MHz	25	pF


# SN74LV161284 19-BIT BUS INTERFACE

SCLS426A – OCTOBER 1998 – REVISED FEBRUARY 1999

## PARAMETER MEASUREMENT INFORMATION



SLEW RATE A-TO-B OR A-TO-Y LOAD (Totem Pole)




A-TO-B LOAD OR A-TO-Y LOAD (Open Drain)

- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Input rise and fall times are 3 ns,  $150\text{ ns} < \text{pulse duration} < 10\text{ }\mu\text{s}$  for both low-to-high and high-to-low transitions. Slew rate is measured between 0.4 V and 1.9 V for the rising edge and between 95%  $V_{CC}$  and 50%  $V_{CC}$  for the falling edge.
  - C. Input rise and fall times are 3 ns. Rise and fall times (open drain)  $< 120\text{ ns}$ .
  - D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input rise and fall times are 3 ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. Input rise and fall times are 3 ns,  $150 \text{ ns} < \text{pulse duration} < 10 \mu\text{s}$  for both low-to-high and high-to-low transitions.  
 E. The outputs are measured one at a time with one transition per measurement.  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 2. Load Circuit and Voltage Waveforms

## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.