#### SN54ALS873B SN54AL

- 3-State Buffer-Type Outputs Drive Bus Lines Directly
- Bus-Structured Pinout
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

#### description

These dual 4-bit D-type latches feature 3-state outputs designed specifically for bus driving. This makes these devices particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The dual 4-bit latches are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs in true form, according to the function table. When LE is low, the outputs are latched. When the clear ( $\overline{CLR}$ ) input goes low, the Q outputs go low independently of LE. The outputs are in a high-impedance state when the output-enable ( $\overline{OE}$ ) input is at a high logic level.

The SN54ALS873B and SN54AS873 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS873B and SN74AS873A are characterized for operation from 0°C to 70°C.

SN54ALS873B, SN54AS873 JT PACKAGE
SN74ALS873B, SN74AS873A DW OR NT PACKAGE
(TOP VIEW)

1CLR	$_{1}$ U	24	] V <sub>CC</sub>
10E	2	23	] 1LE _ 0
1D1 [	3	22	] 1Q1
1D2	4	21	] 1Q2
1D3 [	5	20	] 1Q3
1D4 [	6	19	] 1Q4
2D1 [	7	18	] 2Q1
2D2 [	8	17	] 2Q2
2D3 [	9	16	] 2Q3
2D4 [	10	15	] 2Q4
20E [	11	14	] 2LE
GND [	12	13	2CLR
		-	


SN54ALS873B, SN54AS873...FK PACKAGE (TOP VIEW)



NC - No internal connection

	(each latch)												
	INPUTS												
OE	CLR	LE	D	Q									
L	L	Х	Х	L									
L	н	н	н	Н									
L	н	Н	L	L									
L	COH	L	Х	Q <sub>0</sub> Z									
н	Х	Х	Х	Z									

FUNCTION TABLE (each latch)







# SN54ALS873B, SN54AS873, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SDAS036C - APRIL 1982 - REVISED SEPTEMBER 1994

# logic symbol<sup>†</sup>





<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the DW, JT, and NT packages.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage, V <sub>CC</sub>	
Input voltage, V <sub>1</sub>	
Voltage applied to a disabled 3-state output	
Operating free-air temperature range, T <sub>A</sub> : SN54ALS873B	
SN74ALS873B	0°C to 70°C
Storage temperature range	-65°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		SN54ALS873B			SN7	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
ЮН	High-level output current			-1			-2.6	mA
IOL	Low-level output current			12			24	mA
TA	Operating free-air temperature	-55		125	0		70	°C



SDAS036C - APRIL 1982 - REVISED SEPTEMBER 1994

		(unless
otherwise noted)	•	·

DADAMETED	AMETER TEST CONDITIONS		SN5	54ALS87	'3B	SN7	4ALS87	'3B	UNIT
PARAMETER			MIN	түр†	MAX	MIN	TYP†	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = –18 mA			-1.2			-1.2	V
	V <sub>CC</sub> = 4.5 V to 5.5 V,	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -2	2		V <sub>CC</sub> -2			
VOH	V <sub>CC</sub> = 4.5 V	$I_{OH} = -1 \text{ mA}$	2.4	3.3					V
	VCC = 4.5 V	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2		
	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	V
VOL		I <sub>OL</sub> = 24 mA					0.35	0.5	v
IOZH	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			20			20	μΑ
IOZL	V <sub>CC</sub> = 5.5 V,	$V_{O} = 0.4 V$			-20			-20	μΑ
lı	V <sub>CC</sub> = 5.5 V,	$V_{I} = 7 V$			0.1			0.1	mA
ΙΗ	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ
١	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			- 0.2			- 0.2	mA
10 <sup>‡</sup>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-20		-112	-30		-112	mA
		Outputs high		11	21		11	21	
ICC	V <sub>CC</sub> = 5.5 V	Outputs low		16	29		16	29	mA
		Outputs disabled		20	31		20	31	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.
 <sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>.

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			SN54ALS873B		SN74AL	UNIT	
			MIN	MAX	MIN	MAX	UNIT
	t <sub>w</sub> Pulse duration	CLR low	15		15		
۱W		LE high	10		10		ns
t <sub>su</sub>	Setup time, data before LE $\downarrow$		10		10		ns
t <sub>h</sub>	Hold time, data after LE $\downarrow$		7		7		ns



# SN54ALS873B, SN54AS873, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036C - APRIL 1982 - REVISED SEPTEMBER 1994

# switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL R1 R2	V <sub>CC</sub> = 4.5 V C <sub>L</sub> = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T <sub>A</sub> = MIN to			UNIT
			SN54AL	S873B	SN74AL	S873B	
			MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	D	D Q	2	23	2	14	
<sup>t</sup> PHL		Q	2	17	2	14	ns
<sup>t</sup> PLH	LE	Q	8	31	8	22	ns
<sup>t</sup> PHL		Q	8	26	8	21	115
<sup>t</sup> PHL	CLR	Q	6	27	6	20	ns
<sup>t</sup> PZH	ŌĒ	Q	4	24	4	18	
tPZL	UE	Q	4	23	4	18	ns
<sup>t</sup> PHZ	ŌĒ	Q	2	12	2	10	ns
<sup>t</sup> PLZ	UE	Q	2	30	2	15	115

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage, V <sub>CC</sub>	
Input voltage, V <sub>I</sub>	/ V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T <sub>A</sub> : SN54AS873	-55°C to 125°C
SN74AS873A	0°C to 70°C
Storage temperature range	-65°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		SN54AS873		SN	UNIT			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
IOH	High-level output current			-12			-15	mA
IOL	Low-level output current			32			48	mA
ТА	Operating free-air temperature	-55		125	0		70	°C



SDAS036C - APRIL 1982 - REVISED SEPTEMBER 1994

	TERTO	ONDITIONS	SN54AS873 MIN TYP <sup>†</sup> MAX		SN	74AS873	3A	UNIT	
PARAMETER	TEST C	ONDITIONS			MIN TYP <sup>†</sup> MAX		MIN TYP <sup>†</sup> MAX		
VIK	V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = –18 mA			-1.2			-1.2	V
	V <sub>CC</sub> = 4.5 V to 5.5 V,	$I_{OH} = -2 \text{ mA}$	V <sub>CC</sub> -2			V <sub>CC</sub> -2			
VOH		I <sub>OH</sub> = -12 mA	2.4	3.2					V
	$V_{CC} = 4.5 V$	I <sub>OH</sub> = -15 mA				2.4	3.3		
	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 32 mA		0.25	0.5				v
VOL		I <sub>OL</sub> = 48 mA					0.35	0.5	v
IOZH	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50			50	μA
IOZL	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.4 V			-50			-50	μA
l	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA
Iн	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μA
ЦL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			- 0.5			- 0.5	mA
۱ <sub>O</sub> ‡	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	-30		-112	mA
		Outputs high		68	110		68	110	
ICC	V <sub>CC</sub> = 5.5 V	Outputs low		67	109		67	109	mA
-		Outputs disabled		80	129		80	129	

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		SN54AS873		SN74AS873A		UNIT	
				MAX	MIN	MAX	UNIT
tw*	Pulse duration	CLR low	5		5		ns
		LE high	6		5		
t <sub>su</sub> *	$t_{SU}^*$ Setup time, data before LE $\downarrow$		2		2		ns
t <sub>h</sub> *	$t_h^*$ Hold time, data after LE $\downarrow$		4.5		4.5		ns

\* On products compliant to MIL-STD-883, Class B, these parameters are based on characterization data but are not production tested.



# SN54ALS873B, SN54AS873, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036C - APRIL 1982 - REVISED SEPTEMBER 1994


# switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T <sub>A</sub> = MIN to MAX <sup>†</sup>				UNIT
			SN54AS873		SN74AS873A		
			MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	D	Q	3	9	3	9.5	ns
<sup>t</sup> PHL			3	7	3	7.5	
<sup>t</sup> PLH	<sup>t</sup> PHL LE	Q	6	14	6	13	ns
<sup>t</sup> PHL			4	9	4	7.5	
<sup>t</sup> PHL	CLR	Q	3	10	3	9	ns
<sup>t</sup> PZH	ŌĒ	Q	2	8	2	6.5	ns
<sup>t</sup> PZL			4	11	4	10.5	
<sup>t</sup> PHZ	ŌĒ	Q	2	8	2	7.5	ns
<sup>t</sup> PLZ	UL		2	8.5	2	7.5	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS036C - APRIL 1982 - REVISED SEPTEMBER 1994



### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z<sub>O</sub> = 50 Ω, t<sub>f</sub> ≤ 2 ns, t<sub>f</sub> ≤ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated