# 捷多邦,专业PCB打样工厂,24小时加急出多N74ALS166 PARALLEL-LOAD 8-BIT SHIFT REGISTER

**DORNPACKAGE** 

SDAS156C - APRIL 1982 - REVISED DECEMBER 1994

- Synchronous Load
- Direct Overriding Clear
- Parallel-to-Serial Conversion
- Package Options Include Plastic Small-Outline (D) Packages and Standard Plastic (N) 300-mil DIPs

#### description

The SN74ALS166 parallel-load 8-bit shift register is compatible with most other TTL logic families. All inputs are buffered to lower the drive requirements. Input clamping diodes minimize switching transients and simplify system design.

(TOP VIEW) SER 15 SH/LD ΑIJ 2 в[ 14 H 3 СΠ 13 🛮 Q<sub>H</sub> 4 D [ 5 G CLK INH 6 ΠF CLK II 7 10 ∏ E 9 CLR GND []


These parallel-in or serial-in, serial-out registers have a complexity of 77 equivalent gates on a monolithic chip. They feature gated clocks (CLK and CLK INH) inputs and an overriding clear (CLR) input. The parallel-in or serial-in modes are established by the shift/load (SH/LD) input. When high, SH/LD enables the serial data (SER) input and couples the eight flip-flops for serial shifting with each clock pulse. When low, the parallel (broadside) data (A–H) inputs are enabled and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the low-to-high-level edge of the clock pulse through a two-input positive-NOR gate permitting one input to be used as a clock-enable or clock-inhibit function. Holding either of the clock inputs high inhibits clocking; holding either low enables the other clock input. This allows the system clock to be free running and the register can be stopped on command with the clock input. CLK INH should be changed to the high level only when CLK is high. The buffered CLR overrides all other inputs, including CLK, and sets all flip-flops to zero.

The SN74ALS166 is characterized for operation from 0°C to 70°C.

#### **FUNCTION TABLE**


INPUTS					INTERNAL		CUTDUT		
CLR	CLR SH/LD CLK INH		CLK	SER	PARALLEL	OUTPUTS		OUTPUT QH	
CLK	3H/LD	CLK INII	CLK	SER	A H	$Q_{A}$	$Q_{B}$	~п	
L	X	X	X	X	X	L	L	L	
Н	X	075	L	Χ	X	Q <sub>A0</sub>	$Q_{B0}$	Q <sub>H0</sub>	
Н	L	L	$\uparrow$	Χ	ah	а	b	h	
Н	Н	L	$\uparrow$	Н	X	Н	$Q_{An}$	Q <sub>Gn</sub>	
Н	Н	L	$\uparrow$	L	Х	L	$Q_{An}$	Q <sub>Gn</sub>	
Н	Χ	Н	$\uparrow$	Χ	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>H0</sub>	
								O.W.W.	

# logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12.


# logic diagram (positive logic)





SDAS156C - APRIL 1982 - REVISED DECEMBER 1994

## typical clear, shift, load, inhibit, and shift sequences



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub>
Input voltage, V <sub>I</sub>
Operating free-air temperature range, T <sub>A</sub>
Storage temperature range –65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# SN74ALS166 PARALLEL-LOAD 8-BIT SHIFT REGISTER

SDAS156C - APRIL 1982 - REVISED DECEMBER 1994

### recommended operating conditions

				MIN	NOM	MAX	UNIT
VCC	Supply voltage			4.5	5	5.5	V
VIH	High-level input voltage			2			V
VIL	Low-level input voltage					8.0	V
loH	High-level output current					-0.4	mA
loL	Low-level output current					8	mA
fclock	Clock frequency					45	MHz
	Pulse duration		CLR low	9			
t <sub>W</sub>		CLK high	10			ns	
			CLK low	10			
			SH/LD	16			
t <sub>su</sub>	Setup time before CLK↑		Data	7			ns
			CLR inactive	11			
t <sub>h</sub>	Hold time, data after CLK↑			3		·	ns
TA	Operating free-air temperature			0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN TYP†	MAX	UNIT
VIK	$V_{CC} = 4.5 V,$	$I_{I} = -18 \text{ mA}$		-1.5	V
Voн	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -2		V
Voi	V <sub>CC</sub> = 4.5 V	$I_{OL} = 4 \text{ mA}$	0.25	0.4	V
VoL	VCC = 4.5 V	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0.5	v	
lį	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 7 V		0.1	mA
lін	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 2.7 V		20	μΑ
I <sub>IL</sub>	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 0.4 V		-0.1	mA
I <sub>O</sub> ‡	$V_{CC} = 5.5 V$ ,	V <sub>O</sub> = 2.25 V	-30	-112	mA
lcc	$V_{CC} = 5.5 V$ ,	See Note 1	14	24	mA

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$\label{eq:VCC} \begin{split} &\text{V}_{\text{CC}} = 4.5 \text{ V to } 5.5 \text{ V,} \\ &\text{C}_{\text{L}} = 50 \text{ pF,} \\ &\text{R}_{\text{L}} = 500 \ \Omega, \\ &\text{T}_{\text{A}} = \text{MIN to MAX} \\ \end{split}$			UNIT
			MIN	TYP¶	MAX	
f <sub>max</sub>			45			MHz
<sup>t</sup> PHL	CLR	Q <sub>H</sub>	4	9	14	ns
<sup>t</sup> PLH	CLK	0	2	7	12	ns
t <sub>PHL</sub>	OLK	Q <sub>H</sub>	2	9	13	115

<sup>§</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.




<sup>&</sup>lt;sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>. NOTE 1: With 4.5 V applied to SER and all other inputs, except the clock, grounded, I<sub>CC</sub> is measured after a clock transition from 0 V to 4.5 V.

<sup>¶</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

SDAS156C - APRIL 1982 - REVISED DECEMBER 1994


#### PARAMETER MEASUREMENT INFORMATION



#### **TEST TABLE FOR SYNCHRONOUS INPUTS**

DATA INPUT FOR TEST	SH/LD	OUTPUT TESTED (see Note B)
Н	0 V	Q <sub>H</sub> at t <sub>n + 1</sub>
Serial Input	4.5 V	Q <sub>H</sub> at t <sub>n + 1</sub>

#### LOAD CIRCUIT FOR OUTPUT UNDER TEST



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Propagation delay times ( $t_{PLH}$  and  $t_{PHL}$ ) are measured at  $t_{n+1}$ . Proper shifting of data is verified at  $t_{n+8}$  with a functional test.
- C. A clear pulse is applied prior to each test.
- D.  $t_0 = bit time before clocking transition, t_{n+1} = bit time after one clocking transition, and t_{n+8} = bit time after eight clocking transitions.$
- E. The clock pulse has the following characteristics:  $t_{W(ClOCk)} \le 20$  ns and PRR = 1 MHz. The clear pulse has the following characteristics:  $t_{W(clear)} \le 20 \text{ ns.}$ F. All pulse generators have the following characteristics:  $Z_O \approx 50 \ \Omega$ ;  $t_{\Gamma} = t_{f} = 2 \text{ ns. Duty cycle} = 50\%$  when testing  $f_{max}$ .

Figure 1. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated