SDAS207B - APRIL 1982 - REVISED DECEMBER 1994

- 'ALS174 and 'AS174 Contain Six Flip-Flops With Single-Rail Outputs
- 'ALS175 and 'AS175A Contain Four Flip-Flops With Double-Rail Outputs
- Buffered Clock and Direct-Clear Inputs
- Applications Include:
 - Buffer/Storage Registers
 - Shift Registers
 - Pattern Generators
- Fully Buffered Outputs for Maximum Isolation From External Disturbances ('AS Only)
- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct-clear (CLR) input, and the 'ALS175 and 'AS175A feature complementary outputs from each flip-flop.

Information at the data (D) inputs meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.


These circuits are fully compatible for use with most TTL circuits.

The SN54ALS174, SN54ALS175, SN54AS174, and SN54AS175A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS174, SN74ALS175, SN74AS174, and SN74AS175A are characterized for operation from 0°C to 70°C.


SN54ALS174, SN54AS174...J PACKAGE SN74ALS174, SN74AS174...D OR N PACKAGE (TOP VIEW)




SN54ALS174, SN54AS174 . . . FK PACKAGE (TOP VIEW)



SN54ALS175, SN54AS175A . . . J PACKAGE SN74ALS175, SN74AS175A . . . D OR N PACKAGE (TOP VIEW)



SN54ALS175, SN54AS175A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection






SDAS207B - APRIL 1982 - REVISED DECEMBER 1994

FUNCTION TABLE (each flip-flop)

INPUTS			OUTPUTS				
CLR	CLK	D	Q	<u>Q</u> †			
L	Х	Х	L	Н			
Н	\uparrow	Н	Н	L			
Н	\uparrow	L	L	Н			
Н	L	Χ	Q ₀	\overline{Q}_0			


T'ALS175 and 'AS175A only

logic symbols‡




[‡] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

logic diagrams (positive logic)



Pin numbers shown are for the D, J, and N packages.





SN54ALS174, SN54ALS175, SN54AS174, SN54AS175A SN74ALS174, SN74ALS175, SN74AS174, SN74AS175A HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDAS207B - APRIL 1982 - REVISED DECEMBER 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC}		7 \
Input voltage, V _I		7 V
Operating free-air temperature range, T _A :	SN54ALS174, SN54ALS175	-55°C to 125°C
	SN74ALS174, SN74ALS175	0°C to 70°C
Storage temperature range		-65°C to 150°C

recommended operating conditions

				SN54ALS174 SN54ALS175			SN74ALS174 SN74ALS175		
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
IOH	High-level output current				-0.4			-0.4	mA
lOL	Low-level output current				4			8	mA
fclock	Clock frequency		0		40	0		50	MHz
		CLR low	15			10			
t _W	Pulse duration	CLK high	12.5			10			ns
		CLK low	12.5			10			
	Output the a before OUT	Data	15			10			ns
t _{su}	Setup time before CLK↑	CLR inactive	8			6			115
t _h	Hold time, data after CLK↑		0			0			ns
TA	Operating free-air temperature	·	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST C	TEST CONDITIONS		SN54ALS174 SN54ALS175			SN74ALS174 SN74ALS175		
			MIN	TYP [‡]	MAX	MIN	TYP‡	MAX		
٧ıK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.5			-1.5	V
Vон		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	Vcc -2	2		VCC -2	2		V
Vai		V _{CC} = 4.5 V	$I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	V
VOL		vCC = 4.5 v	$I_{OL} = 8 \text{ mA}$				0.35		0.5	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
II		$V_{CC} = 5.5 V$,	V _I = 7 V			0.1			0.1	mA
lн		V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ
l	All others	V-2 - 5 5 V	V _I = 0.4 V			-0.1			-0.1	mA
lIL.	CLK	$V_{CC} = 5.5 \text{ V},$	V = 0.4 V		-0.15					IIIA
ΙΟ§	-	V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA
1	'ALS174	V 5.5.V	Coo Note 1		11	19		11	19	A
ICC	'ALS175	$V_{CC} = 5.5 \text{ V},$	See Note 1		8	14		9	14	mA

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. NOTE 1: ICC is measured with D inputs and CLR grounded, and CLK at 4.5 V.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SN54ALS174, SN54ALS175, SN54AS174, SN54AS175A SN74ALS174, SN74ALS175, SN74AS174, SN74AS175A HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDAS207B - APRIL 1982 - REVISED DECEMBER 1994

switching characteristics (see Figure 1)

PARAMETER	FROM	TO	C _I R _I	= 50 pF = 500 £		,	UNIT
	(INPUT)	(OUTPUT)		_S174 _S175	SN74ALS174 SN74ALS175		
			MIN	MAX	MIN	MAX	
f _{max}			40		50		MHz
t _{PLH}	CLR	Any Q ('ALS175)	3	20	5	18	ns
^t PHL	CLR	CLR Any Q	5	30	8	23	113
^t PLH	CLK	Any Q	3	20	3	15	ns
^t PHL	OLK	(or Q, 'ALS175)	5	24	5	17	113

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V _{CC}	7 V
Input voltage, V _I	7 V
Operating free-air temperature range, T _A : SN54AS174, SN54AS175A	-55°C to 125°C
SN74AS174, SN74AS175A	0°C to 70°C
Storage temperature range	-65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

					SN54AS174 SN54AS175A			174AS17 74AS17		UNIT
				MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage			4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage			2			2			V
VIL	Low-level input voltage					8.0			0.8	V
loн	High-level output current					-2			-2	mA
lOL	Low-level output current					20			20	mA
fclock*	Clock frequency			0		100	0		100	MHz
		CLR low		5.5			5			
. *	Pulse duration	CLK high		4			4			ns
t _W *	Puise duration	CLK low	'AS174	6			6			115
		CLK IOW	'AS175A	5			5			
		Data	'AS174	4			4			
t _{su} *	Setup time before CLK↑	Data	'AS175A	3			3			ns
		CLR inactive		6			6			
th*	Hold time, data after CLK↑		1			1			ns	
TA	Operating free-air temperature			-55		125	0		70	°C

^{*} On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.



SN54ALS174, SN54ALS175, SN54AS174, SN54AS175A SN74ALS174, SN74ALS175, SN74AS174, SN74AS175A HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDAS207B – APRIL 1982 – REVISED DECEMBER 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			SN54AS174 SN54AS175A			SN74AS174 SN74AS175A		
				MIN	TYP†	MAX	MIN	TYP†	MAX	
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V
Vон		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V _{CC} -	2		V _{CC} -2			V
VOL		V _{CC} = 4.5 V,	$I_{OL} = 20 \text{ mA}$		0.35	0.5		0.35	0.5	V
Ц		V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
ΊΗ		V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ
I _I L		V _{CC} = 5.5 V,	V _I = 0.4 V			-0.5			-0.5	mA
IO [‡]		$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.25 \text{ V}$	-30		-112	-30		-112	mA
loo	'AS174	V _{CC} = 5.5 V,	See Note 2		30	45		30	45	mA
Icc	'AS175A	\ \(\text{VCC} = 3.5 \text{ v}, \)			22.5	34		22.5	34	IIIA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _I R _I	CC = 4.5 _ = 50 pF _ = 500 C _ = MIN t	2,	,	UNIT	
	, ,	, ,	SN54AS174		SN74AS174		╛	
			MIN	MAX	MIN	MAX		
fmax*			100		100		MHz	
t _{PHL}	CLR	Any Q	5	15	5	14	ns	
^t PLH	CLK	Any Q	3.5	9.5	3.5	8	ns	
t _{PHL}	OLK	Ally Q	4.5	11.5	4.5	10	113	

^{*} On products compliant to MIL-STD-883, Class B, these parameters are based on characterization data but are not production tested.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L R _I	= 50 pF = 500 c		,	UNIT
	, ,	, ,	SN54AS175A		SN74AS175A		
			MIN	MAX	MIN	MAX	
f _{max} *			100		100		MHz
t _{PLH}	CLR	A O	4	10	4	9	ns
^t PHL	CLR	Any Q or $\overline{\mathbb{Q}}$	4.5	15	4.5	13	115
^t PLH	CLK	Any Q or $\overline{\mathbb{Q}}$	4	8.5	4	7.5	nc
^t PHL	OLK	Ally Q of Q	4	11	4	10	ns

^{*} On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.




[‡]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}. NOTE 2: I_{CC} is measured with D inputs, CLR, and CLK grounded.

[§] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[§] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SDAS207B - APRIL 1982 - REVISED DECEMBER 1994

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated