# SN74A&S644A#SN74ALS642A;SN74AS641 OCTAL BUS TRANSCEIVERS WITH OPEN-COLLECTOR OUTPUTS

DW OR N PACKAGE

SDAS300 - MARCH 1995

- Bidirectional Bus Transceivers in High-Density 20-Pin Packages
- Choice of True or Inverting Logic
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic (N) 300-mil DIPs

DEVICE	LOGIC
SN74ALS641A, SN74AS64	1 True
SN74ALS642A	Inverting

#### (TOP VIEW) DIR A1 19 OE A2 [ 3 18 **□** B1 17 B2 A3 [ A4 [ 16 B3 A5 6 15 B4 14 | B5 A6 A7 [ 13 B6 8 А8 П 9 12 **∏** B7 GND II 10 11 **∏** B8

#### description

These octal bus transceivers are designed for asynchronous two-way communication between

data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending upon the level at the direction-control (DIR) input. The output-enable (OE) input disables the device so that the buses are effectively isolated.


The -1 versions of the SN74ALS641A and SN74ALS642A are identical to the standard versions, except that the recommended maximum I<sub>OL</sub> is increased to 48 mA in the -1 versions.

The SN74ALS641A, SN74ALS642A, and SN74AS641 are characterized for operation from 0°C to 70°C.

#### **FUNCTION TABLE**

	INP	UTS	OPERATION			
	ŌĒ	DIR	SN74ALS641A SN74AS641	SN74ALS642A		
Γ	L	L	B data to A bus	B data to A bus		
ı	L	Н	A data to B bus	A data to B bus		
L	Н	X	Isolation	Isolation		

#### logic symbols†



These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.





#### SN74ALS641A, SN74ALS642A, SN74AS641 OCTAL BUS TRANSCEIVERS WITH OPEN-COLLECTOR OUTPUTS

SDAS300 - MARCH 1995

#### logic diagrams (positive logic)

#### SN74ALS641A, SN74AS641





#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub>	V
Input voltage, V <sub>I</sub> : All inputs and I/O ports	٧
Operating free-air temperature range, T <sub>A</sub> : SN74ALS641A, SN74ALS642A	C
Storage temperature range –65°C to 150°	С

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		SN74ALS641A SN74ALS642A		UNIT	
		MIN	NOM	MAX	
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
Vон	High-level output voltage			5.5	V
la.	Low-level output current			24	mA
IOL				48‡	IIIA
T <sub>A</sub>	Operating free-air temperature	0		70	°C

<sup>‡</sup> Applies only to the -1 version and only if V<sub>CC</sub> is between 4.75 V and 5.25 V



#### SN74ALS641A, SN74ALS642A, SN74AS641 **OCTAL BUS TRANSCEIVERS** WITH OPEN-COLLECTOR OUTPUTS

SDAS300 - MARCH 1995

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST COND	TEST CONDITIONS		SN74ALS641A SN74ALS642A			
				MIN	TYP†	MAX		
٧ <sub>IK</sub>		$V_{CC} = 4.5 V,$	$I_{I} = -18 \text{ mA}$			-1.5	V	
IOH		$V_{CC} = 4.5 V,$	V <sub>OH</sub> = 5.5 V			0.1	mA	
			I <sub>OL</sub> = 12 mA		0.25	0.4		
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA		0.35	0.5	V	
			$I_{OL} = 48 \text{ mA}^{\ddagger}$		0.35	0.5	1	
II	Control inputs	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1	mA	
1	Control inputs	V 55V	Vo. 55V V. 27V			20		
lіН	A or B ports§	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			20	μΑ	
1	Control inputs	V F-V	V <sub>2</sub> 0.4.V			-0.1	A	
¹ı∟	A or B ports§	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.1	mA	
	SN74ALS641A V <sub>CC</sub> = 5.5 V	01741 0044	Outputs high	Outputs high		25	37	
		vCC = 9.9 v	Outputs low		33	47	mA	
Icc	SN74ALS642A	V	Outputs high		8	15	mA	
		vCC = 9.9 v	Outputs low		18	28		

#### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> R <sub>L</sub>	= 50 pF = 680 £		,	UNIT
	, ,	, , ,	SN74ALS641A		SN74ALS642A		
			MIN	MAX	MIN	MAX	
tPLH	A or B	D A	5	25	10	30	ns
t <sub>PHL</sub>		B or A	3	18	5	22	115
<sup>t</sup> PLH	<del></del>	A D	8	30	10	30	20
<sup>t</sup> PHL	ŌĒ	A or B	8	30	15	38	ns
tPLH	DIR	A or B	8	32	10	30	20
t <sub>PHL</sub>		AUIB	8	32	15	38	ns

<sup>¶</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



<sup>†</sup> All typical values are at  $V_{CC} = 5$  V,  $T_A = 25^{\circ}$ C. ‡ Applies only to the -1 version and only if  $V_{CC}$  is between 4.75 V and 5.25 V § For I/O ports, the parameters  $I_{IH}$  and  $I_{IL}$  include the off-state output current.

#### SN74ALS641A, SN74ALS642A, SN74AS641 OCTAL BUS TRANSCEIVERS WITH OPEN-COLLECTOR OUTPUTS

SDAS300 - MARCH 1995

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub>		 7 V
Input voltage, V <sub>I</sub> : All inputs a	nd I/O ports	 7 V
Operating free-air temperatur	e range, T <sub>A</sub> : SN74AS641	 0°C to 70°C
Storage temperature range		 -65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		SN74AS641			UNIT
		MIN	NOM	MAX	UNII
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
$\vee_{IL}$	Low-level input voltage			0.8	V
Vон	High-level output voltage			5.5	V
loL	Low-level output current			64	mA
TA	Operating free-air temperature	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TF6T 00	TEST CONDITIONS		SN74AS641		
		TEST CONDITIONS		MIN	TYP‡	MAX	UNIT
٧ıĸ		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2	V
IOH		V <sub>CC</sub> = 4.5 V,	V <sub>OH</sub> = 5.5 V			0.1	mA
VOL		$V_{CC} = 4.5 V,$	I <sub>OL</sub> = 64 mA		0.35	0.55	V
ī	Control inputs	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 7 V			0.1	mA
lį	A or B ports		V <sub>I</sub> = 5.5 V			0.1	IIIA
1	Control inputs	V 55V	V 0.7.V			20	
ΊΗ	A or B ports§	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			70	μΑ
1	Control inputs	V 55V	V 0.4 V			-0.5	A
ΊL	A or B ports§	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 0.4 V			-0.75	mA
laa		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Outputs high		50	82	mA
ICC		V <sub>CC</sub> = 5.5 V	Outputs low		84	136	IIIA

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>§</sup> For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

# SN74ALS641A, SN74ALS642A, SN74AS641 OCTAL BUS TRANSCEIVERS WITH OPEN-COLLECTOR OUTPUTS SDAS300 – MARCH 1995


#### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$\begin{tabular}{lll} $V_{CC}=4.5$ V to 5.5$ V, \\ $C_L=50$ pF, \\ $R_L=680$ $\Omega,$ \\ $T_A=MIN$ to MAX$^{\dagger}$ \\ \hline $SN74AS641$ \\ \hline $MIN$ MAX \\ \end{tabular}$		UNIT
t <sub>PLH</sub>	A or B		5	21	
t <sub>PHL</sub>		B or A	1	7.5	ns
<sup>t</sup> PLH	<del></del>	A B	5	21	
t <sub>PHL</sub>	ŌĒ	A or B	1	9	ns
t <sub>PLH</sub>	DIR	A or B	5	22	ns
<sup>t</sup> PHL	אוט	AUID	1	10	1115

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SDAS300 - MARCH 1995

### PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_T = t_f = 2$  ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated