#### 查询SN54LS173A供应商


### SN54173, SN541873A, SN74173#SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS SDLS067A - OCTOBER 1976 - REVISED JUNE 1999

- 3-State Outputs Interface Directly With
  System Bus
- Gated Output-Control Lines for Enabling or Disabling the Outputs
- Fully Independent Clock Virtually Eliminates Restrictions for Operating in One of Two Modes:
  - Parallel Load
  - Do Nothing (Hold)
- For Application as Bus Buffer Registers
- Package Options Include Plastic
  Small-Outline (D) Packages, Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

| TYPE    | TYPICAL<br>PROPAGATION<br>DELAY TIME | MAXIMUM<br>CLOCK<br>FREQUENCY |  |  |  |  |  |  |  |
|---------|--------------------------------------|-------------------------------|--|--|--|--|--|--|--|
| '173    | 23 ns                                | 35 MHz                        |  |  |  |  |  |  |  |
| 'LS173A | 18 ns                                | 50 MHz                        |  |  |  |  |  |  |  |
|         |                                      |                               |  |  |  |  |  |  |  |

#### description

The '173 and 'LS173A 4-bit registers include D-type flip-flops featuring totem-pole 3-state outputs capable of driving highly capacitive or relatively low-impedance loads. The high-impedance third state and increased high-logic-level drive provide these flip-flops with the capability of being connected directly to and



NC – No internal connection

driving the bus lines in a bus-organized system without need for interface or pull-up components. Up to 128 of the SN74173 or SN74LS173A outputs can be connected to a common bus and still drive two Series 54/74 or 54LS/74LS TTL normalized loads, respectively. Similarly, up to 49 of the SN54173 or SN54LS173A outputs can be connected to a common bus and drive one additional Series 54/74 or 54LS/74LS TTL normalized load, respectively. Similarly, up to 49 of the SN54173 or SN54LS173A outputs can be connected to a common bus and drive one additional Series 54/74 or 54LS/74LS TTL normalized load, respectively. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output control circuitry is designed so that the average output disable times are shorter than the average output enable times.

Gated enable inputs are provided on these devices for controlling the entry of data into the flip-flops. When both data-enable ( $\overline{G1}$ ,  $\overline{G2}$ ) inputs are low, data at the D inputs are loaded into their respective flip-flops on the next positive transition of the buffered clock input. Gate output-control (M, N) inputs also are provided. When both are low, the normal logic states (high or low levels) of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a high logic level at either output-control input. The outputs then present a high impedance and neither load nor drive the bus line. Detailed operation is given in the function table.

The SN54173 and SN54LS173A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74173 and SN74LS173A are characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




Copyright © 1999, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.


SDLS067A - OCTOBER 1976 - REVISED JUNE 1999

|     |            | FUNCT  | TION TAB         | LE |                                  |
|-----|------------|--------|------------------|----|----------------------------------|
|     |            | INPUTS |                  |    |                                  |
|     | CLK        | DATA E | DATA ENABLE DATA |    | OUTPUT                           |
| CLR | CLK        | G1     | G2               | D  | 3                                |
| Н   | Х          | Х      | Х                | Х  | L                                |
| L   | L          | Х      | Х                | Х  | Q <sub>0</sub>                   |
| L   | $\uparrow$ | Н      | Х                | Х  | Q <sub>0</sub><br>Q <sub>0</sub> |
| L   | $\uparrow$ | Х      | Н                | Х  | Q <sub>0</sub>                   |
| L   | $\uparrow$ | L      | L                | L  | L                                |
| L   | $\uparrow$ | L      | L                | Н  | Н                                |

When either M or N (or both) is (are) high, the output is disabled to the high-impedance state; however, sequential operation of the flip-flops is not affected.


## logic symbol<sup>†</sup>





<sup>†</sup> This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.






Pin numbers shown are for D, J, N, and W packages.



### SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS SDLS067A - OCTOBER 1976 - REVISED JUNE 1999

# schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

| Supply voltage, V <sub>CC</sub> (see Note 1)                     | –0.5 V to 7 V          |
|--|------------------------|
| Input voltage: '173  | –0.5 V to 5.5 V        |
| 'LS173A  | $\ldots$ –0.5 V to 7 V |
| Off-state output voltage   | –0.5 V to 5.5 V        |
| Package thermal impedance, $\theta_{JA}$ (see Note 2): D package | 113°C/W                |
| N package  |                        |
| Storage temperature range, T <sub>stg</sub>                      | –65°C to 150°C         |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Voltage values are with respect to network ground terminal.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



SDLS067A - OCTOBER 1976 - REVISED JUNE 1999

### recommended operating conditions (see Note 3)

|     |                                | SN54173 |     |     | 5    | UNIT |      |      |
|-----|--------------------------------|---------|-----|-----|------|------|------|------|
|     |                                | MIN     | NOM | MAX | MIN  | NOM  | MAX  | UNIT |
| Vcc | Supply voltage                 | 4.5     | 5   | 5.5 | 4.75 | 5    | 5.25 | V    |
| ЮН  | High-level output current      |         |     | -2  |      |      | -5.2 | mA   |
| IOL | Low-level output current       |         |     | 16  |      |      | 16   | mA   |
| TA  | Operating free-air temperature | -55     |     | 125 | 0    |      | 70   | °C   |

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

|                 | DADAMETED                                 |  |   |     | SN54173 |      | 5   | SN74173 |      | UNIT |
|-----------------|---|--|---|-----|---------|------|-----|---------|------|------|
|                 | PARAMETER                                 | TEST CO  | NDITIONST   | MIN | TYP‡    | MAX  | MIN | TYP‡    | MAX  | UNIT |
| VIH             | High-level input voltage                  |  |   | 2   |         |      | 2   |         |      | V    |
| VIL             | Low-level input voltage                   |  |   |     |         | 0.8  |     |         | 0.8  | V    |
| VIK             | Input clamp voltage                       | $V_{CC} = MIN,$                                    | lj = -12 mA                                       |     |         | -1.5 |     |         | -1.5 | V    |
| VOH             | High-level output voltage                 | V <sub>CC</sub> = MIN,<br>V <sub>IL</sub> = 0.8 V, | V <sub>IH</sub> = 2 V,<br>I <sub>OH</sub> = MAX   | 2.4 |         |      | 2.4 |         |      | V    |
| V <sub>OL</sub> | Low-level output voltage                  | V <sub>CC</sub> = MIN,<br>V <sub>IL</sub> = 0.8 V, | V <sub>IH</sub> = 2 V,<br>I <sub>OL</sub> = 16 mA |     |         | 0.4  |     |         | 0.4  | V    |
| 1               | Off-state (high-impedance state)          | V <sub>CC</sub> = MAX,                             | V <sub>O</sub> = 2.4 V                            |     |         | 150  |     |         | 40   | A    |
| IO(off)         | output current                            | V <sub>IH</sub> = 2 V                              | V <sub>O</sub> = 0.4 V                            |     |         | -150 |     |         | -40  | μA   |
| II              | Input current<br>at maximum input voltage | V <sub>CC</sub> = MAX,                             | V <sub>I</sub> = 5.5 V                            |     |         | 1    |     |         | 1    | mA   |
| Ιн              | High-level input current                  | $V_{CC} = MAX,$                                    | VI = 2.4 V  |     |         | 40   |     |         | 40   | μΑ   |
| Ι <sub>Ι</sub>  | Low-level input current                   | $V_{CC} = MAX,$                                    | VI = 0.4 V  |     |         | -1.6 |     |         | -1.6 | mA   |
| los             | Short-circuit output current§             | $V_{CC} = MAX$                                     |   | -30 |         | -70  | -30 |         | -70  | mA   |
| ICC             | Supply current                            | V <sub>CC</sub> = MAX,                             | See Note 4  |     | 50      | 72   |     | 50      | 72   | mA   |

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

§ Not more than one output should be shorted at a time.

NOTE 4: I<sub>CC</sub> is measured with all outputs open; CLR grounded, following momentary connection to 4.5 V, N, G1, G2, and all data inputs grounded; and CLK and M at 4.5 V.

## timing requirements over recommended operating conditions (unless otherwise noted)

|                 |                       |                      | SN54 | 173 | SN74 | UNIT |      |  |
|-----------------|-----------------------|----------------------|------|-----|------|------|------|--|
|                 |                       |                      | MIN  | MAX | MIN  | MAX  | UNIT |  |
| fclock          | Input clock frequency |                      |      | 25  |      | 25   | MHz  |  |
| tw              | Pulse duration        | CLK or CLR           | 20   |     | 20   |      | ns   |  |
|                 |                       | Data enable (G1, G2) | 17   |     | 17   |      |      |  |
| t <sub>su</sub> | Setup time            | Data                 | 10   |     | 10   |      | ns   |  |
|                 |                       | CLR (inactive state) | 10   |     | 10   |      |      |  |
| +.              | Hold time             | Data enable (G1, G2) | 2    |     | 2    |      |      |  |
| th              |                       | Data                 | 10   |     | 10   |      | ns   |  |



## SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS SDLS067A - OCTOBER 1976 - REVISED JUNE 1999

## switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C, R<sub>L</sub> = 400 $\Omega$ (see Figure 1)

|                  | DADAMETED  | TEST CONDITIONS | s   | N54173 |     | s   | N74173 |     | UNIT |
|------------------|--|-----------------|-----|--------|-----|-----|--------|-----|------|
|                  | PARAMETER  | TEST CONDITIONS | MIN | TYP    | MAX | MIN | TYP    | MAX | UNIT |
| fmax             | Maximum clock frequency  |                 | 25  | 35     |     | 25  | 35     |     | MHz  |
| <sup>t</sup> PHL | Propagation delay time,<br>high-to-low-level output from clear input | CL = 50 pF      |     | 18     | 27  |     | 18     | 27  | ns   |
| <sup>t</sup> PLH | Propagation delay time,<br>low-to-high-level output from clock input |                 |     | 28     | 43  |     | 28     | 43  |      |
| <sup>t</sup> PHL | Propagation delay time,<br>high-to-low-level output from clock input |                 |     | 19     | 31  |     | 19     | 31  | ns   |
| <sup>t</sup> PZH | Output enable time to high level                                     |                 | 7   | 16     | 30  | 7   | 16     | 30  |      |
| <sup>t</sup> PZL | Output enable time to low level                                      |                 | 7   | 21     | 30  | 7   | 21     | 30  | ns   |
| <sup>t</sup> PHZ | Output disable time from high level                                  |                 | 3   | 5      | 14  | 3   | 5      | 14  | 20   |
| <sup>t</sup> PLZ | Output disable time from low level                                   | CL = 5 pF       | 3   | 11     | 20  | 3   | 11     | 20  | ns   |



SDLS067A - OCTOBER 1976 - REVISED JUNE 1999

#### recommended operating conditions

|                |                                | SN54LS173A SN74LS173A |     |     |      | UNIT |      |      |
|----------------|--------------------------------|-----------------------|-----|-----|------|------|------|------|
|                |                                | MIN                   | NOM | MAX | MIN  | NOM  | MAX  | UNIT |
| Vcc            | Supply voltage                 | 4.5                   | 5   | 5.5 | 4.75 | 5    | 5.25 | V    |
| ЮН             | High-level output current      |                       |     | -1  |      |      | -2.6 | mA   |
| IOL            | Low-level output current       |                       |     | 12  |      |      | 24   | mA   |
| Т <sub>А</sub> | Operating free-air temperature | -55                   |     | 125 | 0    |      | 70   | °C   |

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

|                     | PARAMETER                                 |  |   | SN  | 154LS173 | 3A   | SN  | 74LS173 | BA   | UNIT |
|---------------------|---|--|---|-----|----------|------|-----|---------|------|------|
|                     | PARAMETER                                 | TEST CO  | NDITIONST                                       | MIN | түр‡     | MAX  | MIN | TYP‡    | MAX  | UNIT |
| VIH                 | High-level input voltage                  |  |   | 2   |          |      | 2   |         |      | V    |
| VIL                 | Low-level input voltage                   |  |   |     |          | 0.7  |     |         | 0.8  | V    |
| VIK                 | Input clamp voltage                       | $V_{CC} = MIN,$  | lj = -18 mA                                     |     |          | -1.5 |     |         | -1.5 | V    |
| VOH                 | High-level output voltage                 | V <sub>CC</sub> = MIN,<br>V <sub>IL</sub> = V <sub>IL</sub> max, | V <sub>IH</sub> = 2 V,<br>I <sub>OH</sub> = MAX | 2.4 | 3.4      |      | 2.4 | 3.1     |      | V    |
| VOL                 |   | V <sub>CC</sub> = MIN,   | I <sub>OL</sub> = 12 mA                         |     | 0.25     | 0.4  |     | 0.25    | 0.4  | V    |
|                     | Low-level output voltage                  | V <sub>IL</sub> = 0.8 V,   | I <sub>OL</sub> = 24 mA                         |     |          |      |     | 0.35    | 0.5  | V    |
|                     | Off-state (high-impedance state)          | V <sub>CC</sub> = MAX,   | V <sub>O</sub> = 2.7 V                          |     |          | 20   |     |         | 20   | V    |
| <sup>I</sup> O(off) | output current                            | V <sub>IH</sub> = 2 V  | V <sub>O</sub> = 0.4 V                          |     |          | -20  |     |         | -20  | v    |
| lj –                | Input current<br>at maximum input voltage | V <sub>CC</sub> = MAX,   | V <sub>I</sub> = 7 V                            |     |          | 0.1  |     |         | 0.1  | mA   |
| Iн                  | High-level input current                  | V <sub>CC</sub> = MAX,   | VI = 2.7 V                                      |     |          | 20   |     |         | 20   | μA   |
| ۱ <sub>IL</sub>     | Low-level input current                   | V <sub>CC</sub> = MAX,   | V <sub>I</sub> = 0.4 V                          |     |          | -0.4 |     |         | -0.4 | mA   |
| los                 | Short-circuit output current§             | V <sub>CC</sub> = MAX  |   | -30 |          | -130 | -30 |         | -130 | mA   |
| ICC                 | Supply current                            | V <sub>CC</sub> = MAX,   | See Note 4                                      |     | 19       | 30   |     | 19      | 24   | mA   |

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

§ Not more than one output should be shorted at a time.

NOTE 4: I<sub>CC</sub> is measured with all outputs open; CLR grounded, following momentary connection to 4.5 V, N, G1, G2, and all data inputs grounded; and CLK and M at 4.5 V.

#### timing requirements over recommended operating conditions (unless otherwise noted)

|                 |                       |                      |    | S173A | SN74L | S173A | UNIT |
|-----------------|-----------------------|----------------------|----|-------|-------|-------|------|
|                 |                       |                      |    |       | MIN   | MAX   | UNIT |
| fclock          | Input clock frequency |                      |    | 30    |       | 25    | MHz  |
| tw              | Pulse duration        | CLK or CLR           | 25 |       | 25    |       | ns   |
|                 |                       | Data enable (G1, G2) | 35 |       | 35    |       |      |
| t <sub>su</sub> | Setup time            | Data                 | 17 |       | 17    |       | ns   |
|                 |                       | CLR (inactive state) | 10 |       | 10    |       |      |
| +               | Hold time             | Data enable (G1, G2) | 0  |       | 0     |       |      |
| th              |                       | Data                 | 3  |       | 3     |       | ns   |




## SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS SDLS067A - OCTOBER 1976 - REVISED JUNE 1999

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C, R<sub>L</sub> = 667  $\Omega$  (see Figure 2)

|                  |  | TEST CONDITIONS | SN  | 54LS17 | 3A  | SN  | 74LS173 | BA  | UNIT |  |
|------------------|--|-----------------|-----|--------|-----|-----|---------|-----|------|--|
|                  | PARAMETER  | TEST CONDITIONS | MIN | TYP    | MAX | MIN | TYP     | MAX | UNIT |  |
| fmax             | Maximum clock frequency  |                 | 30  | 50     |     | 30  | 50      |     | MHz  |  |
| <sup>t</sup> PHL | Propagation delay time,<br>high-to-low-level output from clear input | CL = 45 pF      |     | 26     | 35  |     | 26      | 35  | ns   |  |
| <sup>t</sup> PLH | Propagation delay time,<br>low-to-high-level output from clock input |                 |     | 17     | 25  |     | 17      | 25  |      |  |
| <sup>t</sup> PHL | Propagation delay time,<br>high-to-low-level output from clock input |                 |     | 22     | 30  |     | 22      | 30  | ns   |  |
| <sup>t</sup> PZH | Output enable time to high level                                     |                 |     | 15     | 23  |     | 15      | 23  |      |  |
| t <sub>PZL</sub> | Output enable time to low level                                      |                 |     | 18     | 27  |     | 18      | 27  | ns   |  |
| <sup>t</sup> PHZ | Output disable time from high level                                  |                 |     | 11     | 20  |     | 11      | 20  |      |  |
| <sup>t</sup> PLZ | Output disable time from low level                                   | CL = 5 pF       |     | 11     | 17  |     | 11      | 17  | ns   |  |



SDLS067A – OCTOBER 1976 – REVISED JUNE 1999




NOTES: A. CL includes probe and jig capacitance.

- B. All diodes are 1N3064 or equivalent.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. S1 and S2 are closed for tpLH, tpHZ, tpHZ, and tpLZ; S1 is open and S2 is closed for tpZH; S1 is closed and S2 is open for tpZL. E. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub>  $\approx$  50  $\Omega$ , t<sub>f</sub> and t<sub>f</sub>  $\leq$  7 ns for Series
- 54/74 devices and  $t_{f}$  and  $t_{f} \leq 2.5$  ns for Series 54S/74S devices.
- F. The outputs are measured one at a time with one input transition per measurement.

#### Figure 1. Load Circuits and Voltage Waveforms



SDLS067A - OCTOBER 1976 - REVISED JUNE 1999



- B. All diodes are 1N3064 or equivalent.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. S1 and S2 are closed for tpLH, tpHL, tpHZ, and tpLZ; S1 is open and S2 is closed for tpZH; S1 is closed and S2 is open for tpZL.
  E. Phase relationships between inputs and outputs have been chosen arbitrarily for these examples.
- E. Phase relationships between inputs and outputs have been chosen arbitrarily for these examples.  $\Gamma_{\rm example}$  All input pulses are supplied by generators beging the following characteristics: DDD < 1 MUz. Zet
- F. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>0</sub>  $\approx$  50  $\Omega$ , t<sub>f</sub>  $\leq$  15 ns, t<sub>f</sub>  $\leq$  6 ns.
- G. The outputs are measured one at a time with one input transition per measurement.

#### Figure 2. Load Circuits and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated