### SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

SDLS134 - OCTOBER 1976 - REVISED MARCH 1988


- Programmable Look-Ahead Up/Down Binary Counters
- Fully Synchronous Operation for Counting and Programming
- Internal Look-Ahead for Fast Counting
- · Carry Output for n-Bit Cascading
- Fully Independent Clock Circuit

#### description


These synchronous presettable counters feature an internal carry look-ahead for cascading in high speed counting applications. The 'LS169B and 'S169 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the countenable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple-clock) counters. A buffered clock input triggers the four master-slave flip-flops on the rising (positive-going) edge of the clock waveform.

These counters are fully programmable; that is the outputs may each be preset to either level. The load input circuitry allows loading with the carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

SN54LS169B, SN54S169 . . . J OR W PACKAGE SN74LS169B, SN74S169 . . . D OR N PACKAGE (TOP VIEW)



SN54LS169B, SN54S169 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection


ТҮРЕ		TYPICAL MAXIMUM CLOCK FREQUENCY				
	COUNTING	COUNTING DOWN	DISSIPATION			
'LS169B 'S169	35MHz 70MHz	35MHz 55MHz	100mW 500mW			

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a carry output. Both count enable inputs (ENP, ENT) must be low to count. The direction of the count is determined by the level of the up/down input. When the input is high, the counter counts up; when low, it counts down. Input ENT is fed forward to enable the carry output. The carry output thus enabled will produce a low-level output pulse with a duration approximately equal to the high portion of the QA output when counting up and approximately equal to the low portion of the QA output when counting down. This low-level overflow carry pulse can be used to enable successive cascaded stages. Transitions at the ENP or ENT inputs are allowed regardless of the level of the clock input. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design.

These counters feature a fully independent clock circuit. Changes at control inputs  $(\overline{ENP}, \overline{ENT}, \overline{LOAD}, \overline{U/D})$  that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.




### logic symbol†



 $<sup>^\</sup>dagger$ This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.




## logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.

#### logic diagram (positive logic)




Pin numbers shown are for D, J, N, and W packages.

## typical load, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Load (preset) to binary thirteen.
- 2. Count up to fourteen, fifteen (maximum), zero, one, and two.
- 3. Inhibit
- 4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen






## SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

SDLS134 - OCTOBER 1976 - REVISED MARCH 1988

#### schematics of inputs and outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	Supply voltage, VCC (see Note 1)	
	Input voltage	7 <sub>V</sub>
	Operating free-air temperature range:	SN54LS169B
		SN74LS169B0°C to 70°C
	Storage temperature range	– 65°C to 150°C
Ν	OTE 1: Voltage values are with respect to netw	ork ground terminal.

## recommended operating conditions

				SI	154LS1	69B	SN74LS169B			UNIT	
				MIN	NOM	MAX	MIN	NOM	MAX	ONIT	
Vcc	Supply voltage			4.5	5	5.5	4.75	5	5.25	V	
	High-level-input voltage			2			2			V	
	Low-level input voltage			<u> </u>		0.7			0.8	V	
	High-level output current		RCO			- 0.4			- 0.4	mA	
-011	Low-level output current	Any Q			- 1.2			- 1.2	mA		
loi	lou Low-level output current		RCO			4			8	mA	
VCC VIH VIL IOH  fclock tw(clock)	Any Q					12			24	mA	
fclock	Clock frequency		1	0		20	0		20	MHz	
tw(clock)	Width of clock pulse (high or low)	) (see Figure 1)		25			25			ns	
		Data inputs	A, B, C, D	30			30			]	
		ENP or ENT		30			30			ns	
t <sub>su</sub>	Setup time, (see Figure 1)	Load		35			35			] '''	
VIH VIL IOH  Felock tw(clock)	U/D			35			35				
th	Hold time at any input with respe	with respect to clock (see Figure 1)		0			0			ns	
	Operating free-air temperature			- 55		125	0		70	°c	

# SN54LS169B, SN54S169 SN74LS169B, SN74S169 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS SDLS134 - OCTOBER 1976 - REVISED MARCH 1988

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN	154LS16	9B	SN	UNIT			
PARAMETER		TEST CONDITIONS†				TYP‡	MAX	MIN	TYP‡	MAX	GIVIT
VIK	V <sub>CC</sub> = MIN,	I <sub>1</sub> = - 18 mA					<b>– 1.5</b>			<b>– 1.</b> 5	V
	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	RCO	l <sub>OH</sub> = - 0.4 mA	2.5	3.4		2.7	3.4		V
Voн	VIL = MAX		Any Q	I <sub>OH</sub> = - 1.2 mA	2.4	3.2		2.4	3.2		ľ
			RCO	IOH = 4 mA		0.25	0.4		0.25	0.4	
.,	$V_{CC} = MIN, V_{IH} = 2V,$ $V_{II} = MAX$	RCO	IOL = 8 mA					0.35	0.5	] ,	
VOL			A O	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	] "
			Any Q	I <sub>OL</sub> = 24 mA					0.35	0.5	]
l <sub>i</sub>	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 7 V					0.1			0.1	m/
ПН	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V					20			20	μA
	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		U/D, LC	AD, ENP, CLK			- 0.2			- 0.2	m/
<sup>1</sup> IL	VCC = MAX,	I Vcc = MAX V = 0.4 V -		r inputs			- 0.4			- 0.4	] ""
	.,		RCO		- 20		- 100	- 20		- 100	
los§	V <sub>CC</sub> = MAX, V <sub>O</sub> = 0 V		Any Q		- 30		- 130	- 30		- 130	m/
lcc	V <sub>CC</sub> = MAX,	See Note 2	•			28	45		28	45	m/

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: ICC is measured after applying a momentary 4.5 V, then ground, to the clock input with all other inputs grounded and the outputs

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (see note 3)

	FROM	то	7707.001	TEST CONDITIONS				UNIT				
PARAMETER¶	R¶ (INPUT) (OUTPUT) TEST CONDITIONS			MIN	TYP	MAX	UNII					
f <sub>max</sub>					20	35		MHz				
<sup>t</sup> PLH	CLK	RCO				26	40	ns				
<sup>t</sup> PHL	CLK	CLK	nco				17	25	113			
<sup>t</sup> PLH	ENT	700		RCO	n210	0 15 -5		15	25	ns		
tPHL	ENI	ENI	l HCO	$R_L = 2 k\Omega$ ,	C <sub>L</sub> = 15 pF		11	20	''\$			
t <sub>PLH</sub>	U/ <u>D</u>	υ/b	U/D	=		RCO	1			23	35	ne
<sup>†</sup> PHL				HCO				15	25	ns		
<sup>t</sup> PLH				0 45 5		16	25					
tPHL	CLK Any Q $R_L = 667 \Omega$ ,	$H_L = 667 \Omega$ ,	C <sub>L</sub> = 45 pF		17	25	ns					

Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0), the ripple carry output transistion will be in phase. If the count is maximum (15), the ripple carry output will be out of phase.

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.




 $<sup>\</sup>ddagger$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25^{\circ}\text{C}$ .


<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

## SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

SDLS134 – OCTOBER 1976 – REVISED MARCH 1988

#### schematics of inputs and outputs





#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (See Note 4) 7 \
Input voltage
Interemitter voltage (see Note 5)
Operating free-air temperature range: SN54S169 (see Note 6)
SN74S169 0°C to 70°C
Storage temperature range

#### recommended operating conditions

		8	SN54S169			SN74S169		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH				- 1			1	mA
Low-level output current, IQL				20			20	mA
Clock frequency, f <sub>clock</sub>		0		40	0		40	MHz
Width of clock pulse, t <sub>w(clock)</sub> (high or low) (see Figure 1)		10			10			ns
	Data inputs A, B, C, D	4			4			
	ENP or ENT	14			14			ns
Setup time,t <sub>SU</sub> (see Figure 1)		9			6			""
	U/D	20			20			
Hold time at any input with respect to	clock, t <sub>w</sub> (see Figure 1)	1			1			ns
Operating free-air temperature, TA (se		- 55		125	0		70	°C

NOTES: 4. Voltage values, except interemitter voltage, are with respect to network ground terminal.

- 5. This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the count enable inputs  $\overline{\text{ENP}}$  and  $\overline{\text{ENT}}$ .
- 6. A SN54S169 in the W package operating at free-air temperatures above 91 °C requires a heat sink that provides a thermal resistance from case to free-air,  $R_{\theta CA}$ , of not more than 26 °C/W.



SDLS134 – OCTOBER 1976 – REVISED MARCH 1988

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			unizione†	S	SN54S169			SN74S169		
PARAMETER		TEST CO	NDITIONS <sup>†</sup>	MIN	TYP‡	MAX	MIN	TYP <sup>‡</sup>	MAX	UNIT
V <sub>IH</sub> High-level input voltage				2			2			V
V <sub>IL</sub> Low-level input voltage						0.8			0.8	V
V <sub>IK</sub> Input clamp voltage		V <sub>CC</sub> = MIN,	$I_{\rm I} = -18  \rm mA$			-1.2			-1.2	V
V <sub>OH</sub> High-level output voltage		$V_{CC} = MIN,$ $V_{IL} = 0.8 V,$	$V_{IH} = 2 V$ , $I_{OH} = -1 \text{ mA}$	2.5	3.4		2.7	3.4		٧
V <sub>OL</sub> Low-level output voltage		$V_{CC} = MIN,$ $V_{IL} = 0.8 V,$	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 20 mA			0.5			0.5	V
I Input current at maximum inpu	ıt voltage	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5 V			1			1	mA
	ENT				-	100			100	]
IH High-level input current	Load	V <sub>CC</sub> = MAX,	$V_{i} = 2.7 V$	-10		- 200	- 10		- 200	μΑ
	Other inputs					50			100	
	ENT		05.11			-4			-4	^
I <sub>IL</sub> Low-level input current	el input current  Other inputs  VCC = MAX,	VCC = MAX,	V <sub>I</sub> = 0.5 V			- 2			- 2	mA
IOS Short-circuit output current§		V <sub>CC</sub> = MAX,		- 40		- 100	- 40		- 100	mA
ICC Supply current		V <sub>CC</sub> = MAX,	See Note 2		100	160		100	160	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: ICC is measured after applying a momentary 4.5 V, then ground, to the clock input with all other inputs grounded and the outputs open.

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ} \text{ C}$

	FROM	то	TO		/D = H	IGH	U/	D = L0	w	UNIT	
PARAMETER¶	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	ONT	
f <sub>max</sub>				40	70		40	55		MHz	
<sup>t</sup> PLH		500	1		14	21		14	21	ns	
tPHL	CLK	RCO	0 15 5		20	28		20	28	""	
tPLH	01.16		$C_L = 15 \mathrm{pF},$ $R_L = 280 \Omega,$		8	15		8	15	ns	
tPHL	CLK	Any Q	See Figures 2 and 3		11	15		11	15	'''	
tPLH	ENT		===	and Note 3		7.5	11		6	12	ns
tPHL		RCO			15	22		15	25	1115	
tpLH≎			1		9	15		8	15		
tpHL≎	์ น/ติ	RCO	RCO		10	15		16	22	ns	

 $<sup>\</sup>P_{t_{max}}$  = maximum clock frequency

Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0), the ripple carry output transition will be in phase. If the count is maximum (15 for '\$169), the ripple carry output will be out of phase.

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $<sup>^{\</sup>ddagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.


<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

SDLS134 - OCTOBER 1976 - REVISED MARCH 1988


#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle  $\leq$  50%,  $Z_{out} \approx$  50  $\Omega$ ; for 'LS169B,  $t_r \leq$  15 ns;  $t_f \leq$  6 ns, and for 'S169,  $t_r \leq$  2.5 ns,  $t_f \leq$  2.5 ns.

B. For 'LS169B,  $V_{ref}$  = 1.3 V; for 'S168 and 'S169,  $V_{ref}$  = 1.5 V.

#### FIGURE 1-PULSE WIDTHS, SETUP TIMES, HOLD TIMES




NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR  $\leq$  MHz, duty cycle  $\leq$  50%,  $Z_{out} \approx$  50  $\Omega$ ; for 'LS169B,  $t_r \leq$  15 ns,  $t_f \leq$  5 ns; and for 'S169,  $t_r \leq$  2.5 ns,  $t_f \leq$  2.5 ns.

- B. tpLH and tpHL from enable T input to ripple carry output assume that the counter is at the maximum count, all Q outputs high.
- C. For 'LS169B,  $V_{ref} = 1.3 \text{ V}$ ; for 'S169,  $V_{ref} = 1.5 \text{ V}$ .
- D. Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0) the ripple carry output transition will be in phase. If the count is maximum (15), the ripple carry output will be out of phase.

FIGURE 2-PROPAGATION DELAY TIMES TO CARRY OUTPUT



#### PARAMETER MEASUREMENT INFORMATION



#### **UP-COUNT VOLTAGE WAVEFORMS**

NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle  $\leq$ 50%,  $Z_{out} \approx 50 \ \Omega$ ; for 'LS169B,  $t_r \leq$  15 ns;  $t_f \leq$  6 ns, and 'S169,  $t_r \leq$  2.5 ns,  $t_f \leq$  2.5 ns. Vary PRR to measure  $t_{max}$ .

- B. Outputs  $Q_D$  and carry are tested at  $t_{n+16}$ , where  $t_n$  is the bit-time when all outputs are low.
- C. For 'LS169B,  $V_{ref} = 1.3 \text{ V}$ ; for 'S169,  $V_{ref} = 1.5 \text{ V}$ .

FIGURE 3-PROPAGATION DELAY TIMES FROM CLOCK



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated