

## 2-BIT BY 4-BIT PARALLEL BINARY MULTIPLIERS

SDLS150 – MARCH 1974 – REVISED MARCH 1988

- Fast Multiplication . . . 5-Bit Product in 26 ns Typ
- Power Dissipation . . . 110 mW Typical
- Latch Outputs for Synchronous Operation
- Expandable for m-Bit-by-n-Bit Applications
- Fully Compatible with Most TTL and Other Saturated Low-Level Logic Families
- Diode-Clamped Inputs Simplify System Design

### description

These low-power Schottky circuits are designed to be used in parallel multiplication applications. They perform binary multiplication in two's-complement form, two bits at a time.


The M inputs are for the multiplier bits and the B inputs are for the multiplicand. The Q outputs represent the partial product as a recoded base-4 number. This recoding effectively reduces the Wallace-tree hardware requirements by a factor of two.

The outputs represent partial products in one's-complement form generated as a result of multiplication. A simple rounding scheme using two additional gates is needed for each partial product to generate two's complement.

The leading (most-significant) bit of the product is inverted for ease in extending the sign to square (left justify) the partial-product bits.

The SN54LS261 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN74LS261 for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

### logic symbol†




† This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.


Pin numbers shown are for D, J, N, and W packages.

SN54LS261 . . . J OR W PACKAGE  
SN74LS261 . . . D OR N PACKAGE

(TOP VIEW)



SN54LS261 . . . FK PACKAGE  
(TOP VIEW)



NC - No internal connection

### FUNCTION TABLE

LATCH CONTROL C	INPUTS			OUTPUTS				
	M2	M1	M0	$\bar{Q}_4$	Q3	Q2	Q1	Q0
L	X	X	X	$\bar{Q}_{40}$	Q30	Q20	Q10	Q00
H	L	L	L	H	L	L	L	L
H	L	L	H	$\bar{B}_4$	B4	B3	B2	B1
H	L	H	L	$\bar{B}_4$	B4	B3	B2	B1
H	L	H	H	$\bar{B}_4$	B3	B2	B1	B0
H	H	L	L	B4	$\bar{B}_3$	$\bar{B}_2$	$\bar{B}_1$	$\bar{B}_0$
H	H	L	H	B4	$\bar{B}_4$	$\bar{B}_3$	$\bar{B}_2$	$\bar{B}_1$
H	H	H	L	B4	$\bar{B}_4$	$\bar{B}_3$	$\bar{B}_2$	$\bar{B}_1$
H	H	H	H	H	L	L	L	L

H = high level, L = low level, X = irrelevant

$\bar{Q}_{40} \dots Q_{00}$  = The logic level of the same output before the high-to-low transition of C.

B4 . . . B0 = The logic level of the indicated multiplicand (B) input.




# SN54LS261, SN74LS261


## 2-BIT BY 4-BIT PARALLEL BINARY MULTIPLIERS

SDLS150 – MARCH 1974 – REVISED MARCH 1988

### schematics of inputs and outputs



### logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.

# SN54LS261, SN74LS261

## 2-BIT BY 4-BIT PARALLEL BINARY MULTIPLIERS

SDLS150 – MARCH 1974 – REVISED MARCH 1988

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS261	–55°C to 125°C
SN74LS261	0°C to 70°C
Storage temperature range	–65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

		SN54LS261			SN74LS261			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$		4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$				–400			–400	$\mu$ A
Low-level output current, $I_{OL}$				4			8	mA
Width of enable pulse, $t_w$		25			25			ns
Setup time, $t_{su}$	Any M input	17↓			17↓			ns
	Any B input	15↓			15↓			
Hold time, $t_h$	Any M input	0↓			0↓			ns
	Any B input	0↓			0↓			
Operating free-air temperature, $T_A$		–55		125	0		70	°C

↓ The arrow indicates that the falling edge of the enable pulse is used for reference.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†		SN54LS261		SN74LS261		UNIT
			MIN	TYP‡ MAX	MIN	TYP‡ MAX	
V <sub>IH</sub> High-level input voltage			2		2		V
V <sub>IL</sub> Low-level input voltage				0.7		0.8	V
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = −18 mA		−1.5		−1.5	V
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL</sub> max, I <sub>OH</sub> = −400 μA	2.5	3.4	2.7	3.4	V
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	0.25 0.4		0.25 0.4		V
		V <sub>IL</sub> = V <sub>IL</sub> max			0.35 0.5		
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 7 V	MO or MI		0.2		mA
			All others		0.1		
I <sub>IH</sub> High-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7 V	MO or MI		40		μA
			All others		20		
I <sub>IL</sub> Low-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V	MO or MI		−0.8		mA
			All others		−0.4		
I <sub>OS</sub> Short-circuit output current§	V <sub>CC</sub> = MAX		−20	−100	−20	−100	mA
I <sub>CC</sub> Supply current	V <sub>CC</sub> = MAX, Outputs open	All inputs at 0 V,	20 38		20 40		mA

† For conditioning shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time and duration of the output short-circuit should not exceed one second.

SN54LS261, SN74LS261  
2-BIT BY 4-BIT PARALLEL BINARY MULTIPLIERS

SDLS150 – MARCH 1974 – REVISED MARCH 1988

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$


PARAMETER <sup>†</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	C	Any Q	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2 kΩ, See Note 2	22	35		ns
t <sub>PHL</sub>				20	30		ns
t <sub>PLH</sub>	Any M input	Any Q		25	40		ns
t <sub>PHL</sub>				22	35		ns
t <sub>PLH</sub>	Any B input	Any Q		27	42		ns
t <sub>PHL</sub>				24	37		ns

<sup>†</sup> $t_{PLH}$  = propagation delay time, low-to-high-level output;  $t_{PHL}$  = propagation delay time, high-to-low-level output

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

TYPICAL APPLICATION DATA

Multiplication of the numbers 26 (multiplicand) by 29 (multiplier) in decimal, binary, and 2-bit-at-a-time-binary is shown here:




Two points should be noted in the two-bit-at-a-time-binary example above. First, in positioning the partial products beneath each other for final addition, each partial product is shifted two places to the left of the partial products above it instead of one place as is done in regular multiplication. Second, the msb of the partial product (the sign bit) is extended to the sign-bit column of the final answer.

A substantial reduction of multiplication time, cost, and power is obtained by implementing a parallel partial-product-generation scheme using a 2-bit-at-a-time algorithm, followed by a Wallace Tree summation.

Partial-product-generation rules of the algorithm are:

1. Examine two bits of multiplier M plus the next lower bit. For the first partial product (PP1) the next lower bit is zero.



# SN54LS261, SN74LS261

## 2-BIT BY 4-BIT PARALLEL BINARY MULTIPLIERS

SDLS150 – MARCH 1974 – REVISED MARCH 1988

### TYPICAL APPLICATION DATA

2. Generate partial product (PPi) as shown in the following table:

MULTIPLIER BITS FROM STEP 1			OPERATOR SYMBOL	TO OBTAIN PARTIAL PRODUCT
$2^{2i-1}$	$2^{2i-2}$	$2^{2i-3}$		
0	0	0	0	Replace multiplicand by zero
0	0	1	+1 B	Copy multiplicand
0	1	0	+1 B	Copy multiplicand
0	1	1	+2 B	Shift multiplicand left one bit
1	0	0	-2 B	Shift two's complement of multiplicand left one bit
1	0	1	-1 B	Replace multiplicand by two's complement
1	1	0	-1 B	Replace multiplicand by two's complement
1	1	1	0	Replace multiplicand by zero

3. Weight the partial products by indexing each two places left relative to the next-less-significant product.
4. Extend the most-significant bit of the partial product to the sign-bit place value of the final product.

### EXAMPLE OF ALGORITHM

$M = 29 = 011101$ 	Operator Symbol	$B = 26 = 011010$
	+1 B	00000011010
	-1 B	111100110
	+2 B	0110100

The summation of these partial products was shown in the 2-bit-at-a-time binary multiplication example above.

The 'LS261 generates partial products according to this algorithm with two exceptions:

1. The one's complement is generated for the cases requiring the two's complement. The two's complement can be obtained by adding one to the one's complement; this rounding can be done by using one NAND gate and one AND gate as shown in Figure B.
2. The most-significant bit is complemented to reduce the hardware required to extend the sign bit. This extension can be accomplished by adding a hard-wired logic 1 in bit position  $2^{2i+15}$  of each partial product and also in bit position  $2^{16}$  of the first partial product (PP1).

## SDLS150 – MARCH 1974 – REVISED MARCH 1988



FIGURE A – FIRST PARTIAL PRODUCT, PP1



FIGURE B – OTHER PARTIAL PRODUCTS, PPI



# SN54LS261, SN74LS261 2-BIT BY 4-BIT PARALLEL BINARY MULTIPLIERS

SDLS150 – MARCH 1974 – REVISED MARCH 1988




FIGURE C—MANIPULATION OF PARTIAL PRODUCTS FOR ENTRY INTO WALLACE TREE

In general, the 4 x 2 bit 'LS261 can be expanded for use in 4m x 2n bit multipliers. Partial-product generation uses m x n 'LS261s m x n ÷ 16 'LS00s, and m x n ÷ 16 'LS08s. The size of the Wallace tree and ALU requirements vary depending on the size of the problem. The count for the 16 x 16 bit multiplier is:

32	SN54LS261/SN74LS261
2	SN54LS00/SN74LS00
2	SN54LS08/SN74LS08
56	SN54LS183/SN74LS183
7	SN54LS181/SN74LS181
2	SN54S182/SN74S182

## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.