
SN5#E9873, 197154E5374, 2985483235 SN54S374, 查询SN74S374供应商 SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS SDLS165 - OCTOBER 1975 - REVISED MARCH 1988

- Choice of 8 Latches or 8 D-Type Flip-Flops In a Single Package
- **3-State Bus-Driving Outputs**
- Full Parallel-Access for Loading
- **Buffered Control Inputs**
- **Clock/Enable Input Has Hysteresis to** Improve Noise Rejection ('S373 and 'S374)
- P-N-P Inputs Reduce D-C Loading on Data Lines ('S373 and 'S374)



| OUTPUT | ENABLE | - | OUTOUT |
|--------|--------|---|--------|
| ENABLE | LATCH | D | OUTPUT |
| L | н | н | н |
| L | н | L | L |
| L | L | х | 00 |
| н | X | х | Z |


'LS374, 'S374 FUNCTION TABLE

| OUTPUT ENABLE | CLOCK | D | OUTPUT |
|------------------|-------|---|----------------|
| L | 1 | н | н |
| L | 1 | L | L |
| L | L | х | Q ₀ |
| н | Х | Х | Z |

description

These 8-bit registers feature three-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance third state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches of the 'LS373 and 'S373 are transparent D-type latches meaning that while the enable (C) is high the Q outputs will follow the data (D) inputs. When the enable is taken low the output will be latched at the level of the data that was set up.





SN54LS373, SN54LS374, SN54S373, SN54S374 . . . J OR W PACKAGE SN74LS373, SN74LS374, SN74S373, SN74S374 . . . DW OR N PACKAGE (TOP VIEW)

| (1 | OP V | IEVV) | | |
|----------------------|---------------|----------------|-----------------|--|
| 0C [10 [10 [| 1 U 2 3 | 20 19 18 | VCC 80 8D | |
| 2D [| 4 | 17 | 7D | |
| 20 | 5 | 16 | 70 | |
| 30 🗌 | 6 | 15 | 60. | |
| 3D 🗌 | 7 | 14 | 6D | |
| 4D 🗌 | 8 | 13 | 5D | |
| 40 | 9 | 12 | 50 | |
| GND [| 10 | 11 | C [†] | |
| | | | | |
| | | | | |



[†]C for 'LS373 and 'S373; CLK for 'LS374 and 'S374.


description (continued)

The eight flip-flops of the 'LS374 and 'S374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were setup at the D inputs.

Schmitt-trigger buffered inputs at the enable/clock lines of the 'S373 and 'S374 devices, simplify system design as ac and dc noise rejection is improved by typically 400 mV due to the input hysteresis. A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

logic diagrams (positive logic)




101 0075 0hily

Pin numbers shown are for DW, J, N, and W packages.

00 (1) CLK (11) (2) C1 1D-(3) 10 1D >C1 (5) 2D-(4) 20 1D >C1 (6) 3D (7) 30 1D >C1 4D (8) (9) 40 ۱D

'LS374, 'S374


POSITIVE-EDGE-TRIGGERED FLIP-FLOPS




_☐ for 'S374 only



SDLS165 - OCTOBER 1975 - REVISED MARCH 1988







SDLS165 – OCTOBER 1975 – REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, V _{CC} (see Note 1) | | | | | | | | | | | | | | | | | | | | | . 7V |
|--|---|-----|---|---|---|---|---|---|---|-------|---|---|---|---|---|---|---|----|-----|------|---------|
| Input voltage | | | | | | | | | | | | | | | | | | • | | | 7 V |
| Off-state output voltage | | | | | | | | | | | | | | | | | | | | | |
| Operating free-air temperature range | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | to 70°C |
| Storage temperature range | • | • • | • | • | • | • | • | • | • | • | • | • | • | • | • | • | • | -1 | 65° | C to | o 150°C |

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

| | | | | SN54LS | S' | | SN74LS | 5' | LINUT |
|-----------------|--------------------------------|----------|------|--------|-----|------|--------|-------|-------|
| | | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| Vcc | Supply voltage | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| Vон | High-level output voltage | | | | 5.5 | | | 5,5 | V |
| юн | High-level output current | | | | 1 | | | - 2.6 | mA |
| IOL. | Low-level output current | | | | 12 | | | 24 | mA |
| tw | Pulse duration | CLK high | 15 | | | 15 | | | ns |
| Ś | | CLK low | 15 | | | 15 | | | 1 115 |
| | Data actua tima | 'LS373 | 5 | ţ | | 5. | | | |
| t _{su} | Data setup time | 'LS374 | 20 | t | | 201 | | | ns |
| | | 'LS373 | 20 | ţ | | 20 | , | | |
| th | Data hold time | 'LS374† | 5 | t | | 01 | | | ns |
| TA | Operating free-air temperature | | - 55 | | 125 | 0 | | 70 | °C |

[†]The t_h specification applies only for data frequency below 10 MHz. Designs above 10 MHz should use a minimum of 5 ns. (Commercial only)

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEGT CONDITION | ist | | SN54LS | , | | SN74LS | • | |
|-----------------|-------------------------------|--|-------------|-----|--------|------|-----|--------|------|------|
| | FARAIVIETER | TEST CONDITION | 15 ' | MIN | TYP‡ | MAX | MIN | түр‡ | MAX | UNIT |
| VIH | High-level input voltage | | | 2 | | | 2 | | | V |
| VIL | Low-level input voltage | | | | | 0.7 | | | 0.8 | V |
| Viк | Input clamp voltage | $V_{CC} = MIN$, $I_I = -18 \text{ mA}$ | | | | -1.5 | | | -1.5 | V |
| V _{OH} | High-level output voltage | $V_{CC} = MIN$, $V_{IH} = 2 V$, $V_{IL} = V_{IL}max$, $I_{OH} = MAX$ | | 2.4 | 3.4 | | 2.4 | 3.1 | | v |
| Ver | Low-level output voltage | $V_{CC} = MIN$, $V_{IH} = 2 V$, | 10L = 12 mA | | 0.25 | 0.4 | | 0.25 | 0.4 | |
| VOL | Low-level butput voltage | VIL = VILmax | IOL = 24 mA | | | | | 0.35 | 0,5 | V |
| lonu | Off-state output current, | $V_{CC} = MAX, V_{IH} = 2V,$ | ······ | | | 00 | | | | |
| IOZH | high-level voltage applied | V _O = 2.7 V | | | | 20 | | | 20 | μA |
| lon | Off-state output current, | $V_{CC} = MAX, V_{IH} = 2V,$ | | | | 20 | | | | |
| IOZL | low-level voltage applied | V ₀ = 0.4 V | | | | -20 | | | 20 | μA |
| 1. | Input current at | | | | | 0.4 | | | | |
| II. | maximum input voltage | $V_{CC} = MAX, V_1 = 7 V$ | | | | 0.1 | | | 0.1 | mA |
| ЧΗ | High-level input current | V _{CC} = MAX, V _I = 2.7 V | | | | 20 | | | 20 | μA |
| ΠĽ | Low-level input current | $V_{CC} = MAX, V_I = 0.4 V$ | | | | -0.4 | | | -0.4 | mA |
| los | Short-circuit output current§ | V _{CC} = MAX | | -30 | | -130 | -30 | | -130 | mA |
| loo | Supply current | V _{CC} = MAX, | 'LS373 | | 24 | 40 | | 24 | 40 | |
| ICC | Supply current | Output control at 4.5 V | 'LS374 | | 27 | 40 | | 27 | 40 | mA |

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 \pm All typical values are at V_{CC} = 5 V, T_A = 25°C.

§Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.



SDLS165 - OCTOBER 1975 - REVISED MARCH 1988

switching characteristics, $V_{CC} = 5 V$, $T_A = 25 °C$

| PARAMETER | FROM | то | TEST CONDITIONS | | 'LS373 | | | 'LS374 | | UNIT |
|------------------|----------|----------|---|-----|--------|-----|-----|------------------|-----|------|
| PARAIVIETER | (INPUT) | (OUTPUT) | TEST CONDITIONS | MIN | ТҮР | MAX | MIN | TYP | MAX | UNIT |
| f _{max} | | | | | | | 35 | 50 | | MHz |
| tPLH | Data | Any Q | | | 12 | 18 | | | | |
| ^t PHL | Data | Any U | C = 45 = 5 P = 667.0 | | 12 | 18 | | | | ns |
| ^t PLH | Clock or | 10 | $C_{L} = 45 \text{ pF}, \text{R}_{L} = 667 \Omega$ | | 20 | 30 | | 15 | 28 | |
| ^t PHL | enable | Any Q | See Notes 2 and 3 | | 18 | 30 | | 19 | 28 | ns |
| ^t PZH | Output | A | | | 15 | 28 | | 20 | 26 | |
| tpzL | Control | Any Q | | | 25 | 36 | | 21 | 28 | ns |
| | Output | | | 1 | | 05 | | . . . | | |
| ^t PHZ | Control | Any Q | C _L = 5 pF, R _L = 667 Ω See Note 3 | | 15 | 25 | | 15 | 28 | ns |
| . | Output | A 0 | | | 10 | | | 4.0 | | |
| ^t PLZ | Control | Any Q | | | 12 | 20 | | 12 | 20 | ns |

NOTES: 2. Maximum clock frequency is tested with all outputs loaded.

3. Load circuits and voltage waveforms are shown in Section 1.

fmax = maximum clock frequency

tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

 $t_{PZH} \equiv output enable time to high level$

 $t_{PZL} \equiv output enable time to low level$


tpHZ = output disable time from high level


 $tp_{LZ} \equiv output disable time from low level$



SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS SDLS165 - OCTOBER 1975 - REVISED MARCH 1988

schematic of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, V _{CC} (see Note 1) | | | | | | | | | | | | | | . 7 V |
|--|------------|------|------|-----|--|--|--|--|--|---|--|-----|-------|---------|
| Input voltage | | | | | | | | | | | | | | |
| Off-state output voltage | | | | | | | | | | | | | | 5.5 V |
| Operating free-air temperature range: \$ | | | | | | | | | | | | | | |
| | SN74S' | | | | | | | | | | | | 0°C | to 70°C |
| Storage temperature range | | | | | | | | | | • | | -65 | °C to | o 150°C |
| NOTE 1: Voltage values are with respect to netwo | ork ground | terr | nina | al. | | | | | | | | | | |

recommended operating conditions

| | | | SN54S' | | | SN74S' | | |
|---|----------------|-----|--------|-----|------|--------|------|----|
| | | MIN | NOM | MAX | MIN | NOM | MAX | |
| Supply voltage, V _{CC} | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| High-level output voltage, VOH | | | | 5.5 | | | 5.5 | V |
| High-level output current, IOH | | | | -2 | | | -6.5 | mA |
| Width of clock/anchie pulse t | High | 6 | | | 6 | | | |
| Width of clock/enable pulse, t _W | Low | 7.3 | | | 7.3 | | | ns |
| Data satus time t | ' \$373 | 01 | | | 01 | | | |
| Data setup time, t _{su} | ' \$374 | 5↑ | | | 5↑ | | | ns |
| Data hold time to | ʻ\$373 | 101 | | | 10↓ | | | |
| Data hold time, t _h | ' \$374 | 2↑ | | | 2↑ | | | ns |
| Operating free-air temperature, TA | | -55 | | 125 | 0 | | 70 | °C |



SDLS165 - OCTOBER 1975 - REVISED MARCH 1988

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PAR | AMETER | | TEST CO | ONDITIONS [†] | | MIN | TYP [‡] | MAX | UNIT |
|-----------------|------------------|-----------------------|--------------------------|--------------------------|-------------------------|------------|------------------|-------|------|
| VIH | | | | | | 2 | | | V |
| VIL | | | | | | | | 0.8 | V |
| VIK | | $V_{CC} = MIN,$ | $I_{I} = -18 \text{ mA}$ | | | | | -1.2 | V |
| V _{OH} | SN54S' SN74S' | $V_{CC} = MIN,$ | $V_{IH} = 2 V,$ | V _{IL} = 0.8 V, | I _{OH} = MAX | 2.4 2.4 | 3.4 3.1 | | v |
| VOL | 1 | $V_{CC} = MIN,$ | $V_{IH} = 2 V_{,}$ | V _{IL} = 0.8 V, | I _{OL} = 20 mA | | | 0.5 | V |
| lozh | | $V_{CC} = MAX,$ | $V_{IH} = 2 V$, | $V_0 = 2.4 V$ | · | | | 50 | μΑ |
| OZL | | $V_{CC} = MAX,$ | $V_{IH} = 2 V$, | $V_0 = 0.5 V$ | | | | - 50 | μA |
| Ц | | $V_{CC} = MAX,$ | $V_{I} = 5.5 V$ | | | | | 1 | mA |
| Чн | | $V_{CC} = MAX,$ | VI = 2.7 V | | | | | 50 | μΑ |
| ЧL | | $V_{CC} = MAX,$ | $V_{I} = 0.5 V$ | | | | | - 250 | μA |
| los§ | | V _{CC} = MAX | | | | - 40 | | - 100 | mA |
| | | | | | outputs high | | | 160 | |
| | | | 'S373 | | outputs low | | | 160 |] |
| | | | | | outputs disabled | | | 190 |] |
| ICC | | V _{CC} = MAX | | | outputs high | | | 110 | mA |
| | | | 10074 | | outputs low | | | 140 |] |
| | | | 'S374 | | outputs disabled | | | 160 | 1 |
| | | | - | CLK and OC a | at 4 V, D inputs at 0 V | | | 180 | 1 |

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. [‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25 °C$.

[§]Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

| PARAMETER | FROM | то | TEST CONDITIONS | | 'S373 | | | 'S374 | | |
|------------------|----------|----------|---|-----|-------|-----|-----|-------|-----|------|
| PARAMETER | (INPUT) | (OUTPUT) | TEST CONDITIONS | MIN | ТҮР | MAX | MIN | ТҮР | MAX | UNIT |
| fmax | | | | | | | 75 | 100 | | MHz |
| ^t PLH | Data | Any Q | | | 7 | 12 | | | | ns |
| tPHL | Data | Any C | 0. = 15 = P. = 280 0 | | 7 | 12 | | | | 115 |
| tPLH | Clock or | A-11 O | $C_{L} = 15 \text{ pF}, R_{L} = 280 \Omega,$ See Notes 2 and 4 | | 7 | 14 | | 8 | 15 | |
| tPHL I | enable | Any Q | See Notes 2 and 4 | | 12 | 18 | | 11 | 17 | ns |
| ^t PZH | Output | A O | 7 | | 8 | 15 | | 8 | 15 | |
| ^t PZL | Control | Any Q | | | 11 | 18 | | 11 | 18 | ns |
| ^t PHZ | Output | 4 | $C_{L} = 5 pF, R_{L} = 280 \Omega,$ | | 6 | 9 | | 5 | 9 | |
| ^t PLZ | Control | Any Q | See Note 3 | | 8 | 12 | 1 | 7 | 12 | ns |

NOTES: 2. Maximum clock frequency is tested with all outputs loaded.

4. Load circuits and voltage waveforms are shown in Section 1.

fmax = maximum clock frequency

tPLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

 $t_{PZH} \equiv output enable time to high level$

 $t_{PZL} \equiv output enable time to low level$


 t_{PHZ} = output disable time from high level

tpLZ = output disable time from low level



SDLS165 - OCTOBER 1975 - REVISED MARCH 1988

BUS



TYPICAL APPLICATION DATA



CLOCK SELECT

CLOCK

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated