查询SN54LS377供应商

- **1S377** and **1S378** Contain Eight and Six Flip-Flops, Respectively, with Single-Rail Outputs
- 'LS379 Contains Four Flip-Flops with Double-Rail Outputs
- Individual Data Input to Each Flip-Flop
- Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators

description

These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic with an enable input. The 'LS377, 'LS378, and 'LS379 devices are similar to 'LS273, 'LS174, and 'LS175, respectively, but feature a common enable instead of a common clear.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if the enable input \overline{G} is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output. The circuits are designed to prevent false clocking by transitions at the \overline{G} input.

These flip-flops are guaranteed to respond to clock frequencies ranging from 0 to 30 MHz while maximum clock frequency is typically 40 megahertz. Typical power dissipation is 10 milliwatts per flip-flop.

FUNCT	TION	TABLE
IT A OU	E 1 10	

	INPUT	s	OUT	PUTS
Ĝ	CLOCK	DATA	Q	ā
н	х	×	Q ₀	ō ₀
L	t	н	н	L
L	1	L	L	н
x	L	×	00	$\overline{\mathbf{Q}}_{0}$

SDLS167 – OCT	OBER 1976 – REVISED N	
SN74LS377 D	W OR N PACKAGE	
SN54LS377	. FK PACKAGE	
(TOP	VIEW)	
0 010		
3 2	1 20 19	
2D 4	18 8D	
20 5	17 🖸 7 D	
3006		
E E	9	
400	9	
GN 4	222	
	$10 \ 2 \ 19 \ 80 \ 10 \ 3 \ 18 \ 8D \ 2D \ 4 \ 17 \ 7D \ 2Q \ 5 \ 16 \ 7Q \ 3Q \ 6 \ 15 \ 6Q \ 3D \ 7 \ 14 \ 6D \ 4D \ 8 \ 13 \ 5D \ 4Q \ 9 \ 12 \ 5Q \ GND \ 10 \ 11 \ CLK$ SN54LS377 FK PACKAGE (TOP VIEW) Q \ 2D \ 4 \ 18 \ 8D \ 2Q \ 5 \ 17 \ 7D	
0 g	216∐VCC 15∏60	
	13 0 5D	
	6	
GNDLL		
O in		


			0	0	ž	\geq	60			
	(3	2	1	20	19	/		
1D	þ	4						18	þ	6D
2D	þ	5						17	C	5D
NC	þ	6						16	Q	NC
2Q	þ	7						15	C	50
3D	þ	8						14	Q	4D
			9	10	11	12	13	/		
			30	- and	S	CLK	40			

NC - No internal connection




SN54LS377, SN54LS378, SN54LS379, SN74LS377, SN74LS378, SN74LS379 OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS WITH ENABLE SDLS167 - OCTOBER 1976 - REVISED MARCH 1988

LS167 – OCTOBER 1976 – REVISED MARCH 1988





NC - No internal connection


logic diagram (positive logic)



logic symbols[†]








[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, and N packages.



SN54LS377, SN54LS378, SN54LS379, SN74LS377, SN74LS378, SN74LS379 OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS WITH ENABLE SDLS167 – OCTOBER 1976 – REVISED MARCH 1988

schematics of inputs and outputs



absolute maximum rating over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)											7V
Input voltage											7 V
Operating free-air temperature range:	SN54LS'										–55°C to 125°C
											. 0°C to 70°C
Storage temperature range	.				•						-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.



SN54LS377, SN54LS378, SN54LS379, SN74LS377, SN74LS378, SN74LS379 OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS WITH ENABLE SDLS167 - OCTOBER 1976 - REVISED MARCH 1988

recommended operating conditions

			SN54LS	5'				
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.5	5	5,5	4.75	5	5,25	V
High-level output current, IOH				-400			-400	μA
Low-level output current, IOL				4			8	mA
Clock frequency, fclock		0		30	0		30	MHz
Width of clock pulse, tw		20			20			ns
	Data input	201			201			-
Setup time, t _{su}	Enable active-state	251			251	1		ns
	Enable inactive-state	10†			101	1		1
Hold time, th	Data and enable	51			51	1		ns
Operating free-air temperature, TA		-55		125	0		70	°C

 † The arrow indicates that the rising edge of the clock pulse is used for reference.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEC	TEST CONDITIONS [†]			SN54LS	*				
	FANAMETEN	TEST CONDITIONS.				TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.7			0.8	V
VIK	Input clamp voltage	V _{CC} = MIN,	li = -18 mA				-1.5			-1.5	V
∨он	High-level output voltage	V _{CC} = MIN, VIL = VIL max,	V _{IH} = 2 V, I _{OH} = -400 μA		2.5	3.5		2.7	3.5		v
VOL	Low-level output voltage	V _{CC} = MIN, VIL = VIL max	V _{IH} = 2 V,	$I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$		0.25	0.4		0.25	0.4	v
II.	Input current at maximum input voltage	V _{CC} = MAX,	VI = 7 V				0,1			0,1	mA
Чн	High-level input current	V _{CC} = MAX,	VI = 2.7 V				20			20	μA
4L	Low-level input current	V _{CC} = MAX,	VI = 0.4 V				-0.4			-0.4	mA
los	Short-circuit output current§	V _{CC} = MAX			-20		-100	-20		-100	mA
		1		'LS377		17	28		17	28	mA
ICC	Supply current	V _{CC} = MAX,	See Note 2	'LS378		13	22		13	22	mA
				'LS379		9	15		9	15	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

§ Note more than one input should be shorted at a time, and duration of the short-circuit should not exceed one second,

NOTE 2: With all outputs open and ground applied to all data and enable inputs, ICC is measured after a momentary ground, then 4.5 V, is applied to clock.

switching characteristics, VCC = 5 V, TA = 25° C

PARAMETER	TEST CONDITIONS	MIN	түр	MAX	UNIT
f _{max} Maximum clock frequency	CL = 15 pF,	30	40		MHz
tPLH Propagation delay time, low-to-high-level output from clock	RL = 2 kΩ		17	27	ns
tPHL Propagation delay time, high-to-low-level output from clock	See Note 3		18	27	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated