SDLS195 - MARCH 1985 - REVISED MARCH 1988

#### **'LS673**

- 16-Bit Serial-In, Serial-Out Shift Register with 16-Bit Parallel-Out Storage Register
- Performs Serial-to-Parallel Conversion

### **'LS674**

- 16-Bit Parallel-In, Serial-Out Shift Register
- Performs Parallel-to-Serial Conversion

### description

### SN54LS673, SN74LS673

The 'LS673 is a 16-bit shift register and a 16-bit storage register in a single 24-pin package. A three-state input/output (SER/Q15) port to the shift register allows serial entry and/or reading of data. The storage register is connected in a parallel data loop with the shift register and may be asynchronously cleared by taking the store-clear input low. The storage register may be parallel loaded with shift-register data to provide shift-register status via the parallel outputs. The shift register can be parallel loaded with the storage-register data upon command.

A high logic level at the chip-level ( $\overline{CS}$ ) input disables both the shift-register clock and the storage register clock and places SER/Q15 in the high-impedance state. The store-clear function is not disabled by the chip select.

Caution must be exercised to prevent false clocking of either the shift register or the storage register via the chip-select input. The shift clock should be low during the low-to-high transition of chip select and the store clock should be low during the high-to-low transition of chip select.


### SN54LS674, SN74LS674


The 'LS674 is a 16-bit parallel-in, serial-out shift register. A three-state input/output (SER/Q15) port provides access for entering a serial data or reading the shift-register word in a recirculating loop.

The device has four basic modes of operation:


- 1) Hold (do nothing)
- 2) Write (serially via input/output)
- 3) Read (serially)
- 4) Load (parallel via data inputs)

Low-to-high-level changes at the chip select input should be made only when the clock input is low to prevent false clocking.





# SN54LS673 . . . FK PACKAGE (TOP VIEW)




NC-No internal connection

# SN54LS673, SN54LS674, SN74LS673, SN74LS674 16-BIT SHIFT REGISTERS


SDLS195 - MARCH 1985 - REVISED MARCH 1988

SN54LS674 . . . J OR W PACKAGE SN74LS674 . . . DW OR N PACKAGE

# (TOP VIEW)



# SN54LS674 . . . FK PACKAGE (TOP VIEW)



# 'LS673 FUNCTION TABLE

	INPUTS				SER/		SHIFT REGIS	STORAGE REGISTER			
CS	R/W	SH CLK	STRCLR	MODE/ STRCLK	Q15	SHIFT	READ FROM	WRITE INTO	PARALLEL	FUNC	
				SINCLK			SERIAL OUTPUT	SERIAL INPUT	LOAD	CLEAR	LOAD
Н	X	Х	X	X	Z	NO	NO	NO	NO		NO
Х	Х	Х	L	Х						YES	
L	L	<b>↓</b>	Х	Х	Z	YES	NO	YES	NO		
L	Н	Х	Х	Х	Q15		YES	NO			NO
L	Н	↓	Х	L	Q14n	YES	YES	NO	NO		NO
L	Н	ţ	L	Н	L	NO	YES		YES	YES	NO
L	Н	<b>1</b>	Н	Н	Y15n	NO	YES		YES	NO	NO
L	L	Х	Н	1	Z		NO		NO	NO	YES

### **'LS674 FUNCTION TABLE**

		INPUTS		SER/					
cs	R/W	MODE	CLK	Q15	OPERATION				
Н	X	Х	×	Z	Do nothing				
L	L	Х	1	z	Shift and write (serial load)				
L	н	L	Į.	Q14n	Shift and read				
L	н	н	1	P15	Parallel load				

H = high level (steady state)

L = low level (steady state)

 $\uparrow$  = transition from low to high level

↓ = transition from high to low level

X = irrelevant (any input including transitions)

Z = high impedance, input mode


Q14n = content of 14th bit of the shift register before the most recent \$\psi\$ transition of the clock.

Q15 = present content of 15th bit of the shift register

Y15n = content of the 15th bit of the storage register before the most recent \$\psi\$ transition of the clock.

P15 = level of input P15

## logic symbols†




<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, N, and W packages.




# SN54LS673, SN54LS674, SN74LS673, SN74LS674 16-BIT SHIFT REGISTERS

SDLS195 - MARCH 1985 - REVISED MARCH 1988

### functional block diagrams




### SN54LS674, SN74LS674



<sup>†</sup>When PE is active, data is synchronously parallel loaded into the shift registers from the 16 P inputs and no shifting takes place. Pin numbers shown are for DW, J, N, and W packages.



## schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) 7 \	/
Input voltage: SER/Q15 5.5 \	/
All others 7 N	/
Off-state output voltage 5.5 \	
Operating free-air temperature range: SN54LS673, SN54LS674	3
`SN74LS673, SN74LS674 0°C to 70°C	2
Storage temperature range	3

NOTE 1. Voltage values are with respect to network ground terminal.

### recommended operating conditions

					SN54LS	•		N74LS'		118117
				MIN	MOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage			4.5	5	5.5	4.75	5	5.25	V
lou	High-level output current	SER/Q15				- 1			-2.6	mA
IOH  IOL  fclock tw(clock) tw(clear)  tsu	riigii-level output current	Y0 thru Y15			-0.4			-0.4	1 '''	
IOH H IOL L fclock C tw(clock) V tw(clear) V tsu S	Low-level output current	SER/Q15				12			24	mA
IOL	Low-level output current	Y0 thru Y15				4			8	mA
fclock	Clock frequency			0		20	0		20	MHz
tw(clock)	Width of clock input pulse			20			20			ns
tw(clear)	Width of clear input pulse			20			20			ns
		SER/Q15		20			20			
		P0 thru P15	20			20			ns	
<b>t</b>	Setup time	Mode	35			35				
usu	Setup time	R/W, CS		35			35			
		SH CLK ↓ to M See Note 2	ode/STR CLK f	25			25			
		SER/Q15		0			0			
<b>4</b> .	Hold time	PO thru P15	'LS673	0			0			ns
۲h	Hold time		'LS674	5.0			5.0			] ""
		Mode		0			. 0			1
TA	Operating free-air temperat	ure		- 55		125	0		70	°C

 ${\tt NOTE~2:} \quad {\tt This~setup~time~ensures~the~storage~register~will~see~stable~data~from~the~shift~register.}$ 



# SN54LS673, SN54LS674, SN74LS673, SN74LS674 16-BIT SHIFT REGISTERS

SDLS195 - MARCH 1985 - REVISED MARCH 1988

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONI	SN54LS'			SN74LS'			UNIT		
	PARAMETER	TEST CON	MIN	TYP‡	MAX	MIN	TYP‡	MAX	ONT		
VIH	High-level input voltage			2			2			V	
VIL	Low-level input voltage						0.7			0.8	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA			-1.5			-1.5	V	
Vou	High-level output voltage	SER/Q15	VCC = MIN,	V <sub>IH</sub> = 2 V,	2.4	3.2		2.4	3.1		V
Voн	riigii-level output voltage	Y0 thru Y15¶	V <sub>IL</sub> = V <sub>IL</sub> max,	IOH = MAX	2.5	3.4		2.7	3.4		\ \
		SED/015	V MINI	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	
VOL	Low-level output voltage	SER/Q15	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL</sub> max	I <sub>OL</sub> = 24 mA					0.35	0.5	
VOL		Y0 thru Y15¶		IOL = 4 mA		0.25	0.4		0.25	0.4	
		10 thru 115		I <sub>OL</sub> = 8 mA					0.35	0.5	
lozh	Off-state output current,	SER/Q15	VCC = MAX,	V <sub>IH</sub> = 2 V,			40			40	
	high-level voltage applied	3EN/Q15	VIL = VILmax,	Lmax, V <sub>O</sub> = 2.7 V			40			40	μΑ
lozu	Off-state output current,		V <sub>CC</sub> = MAX,	V <sub>IH</sub> = 2 V,							
IOZL	low-level voltage applied	SER/Q15	VIL = VILmax,	$V_0 = 0.4 V$			- 0.4			- 0.4	mA
l <sub>1</sub>	Input current at maximum	SER/Q15	\/ NAAY	V <sub>1</sub> = 5.5 V			0.1			0.1	
וי	input voltage	Others	V <sub>CC</sub> = MAX	V <sub>1</sub> = 7 V			0.1			0.1	mA
Ιн	High-level input current	SER/Q15	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V			40			40	
'111	riigii-level iliput curieit	Others	VCC - WAX,	V1 - 2.7 V			20			20	μΑ
IL	Low-level input current		VCC = MAX,	V <sub>1</sub> = 0.4 V			-0.4			-0.4	mA
los	Short-circuit output current§	SER/Q15	V <sub>CC</sub> = MAX		-30		-130	-30		-130	
.03	onortenear output currents	Y0 thru Y15¶	VCC - WAX		-20		-100	-20		-100	mA
Icc	Supply current	'LS673	V <sub>CC</sub> = MAX			50	80		52	80	^
100	Cappia cuitetti	'LS674	A CC - MIWY			25	40		25	40	mA

<sup>&</sup>lt;sup>†</sup>For conditions shown as MIN or MAX use the appropriate value specified under recommended operating conditions.

¶'LS673 only.

# switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C, see note 2

PARAMETER	'L	S673	'LS	674	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
PARAMETER	FROM TO		FROM TO		TEST CONDITIONS	IVIIIA	ITP	WAX	וואוט		
f <sub>max</sub>	SH CLK	SER/Q15	CLK	SER/Q15	$R_L = 667 \Omega, C_L = 45 pF$	20	28		MHz		
tPHL t	STRCLR	Y0 thru Y15					25	40			
<sup>t</sup> PLH	MODE/	Y0 thru Y15			$R_L = 2 k\Omega$ , $C_L = 15 pF$		28	45	ns		
<sup>t</sup> PHL	STRCLK	10 0110					30	45			
tPLH	SHCLK	SH CLK SER/Q15	CLK	SER/Q15	R <sub>L</sub> = 667 Ω, C <sub>L</sub> = 45 pF		21	33	ns		
<sup>t</sup> PHL	011 021				112 - 007 42, 01 - 40 01		26	40	"		
<sup>t</sup> PZH	CC P/M	CS B/W	CS, R/₩	SER/Q15	CS, R/₩	SER/Q15	R <sub>L</sub> = 667 Ω, C <sub>L</sub> = 45 pF		30	45	ns
tpZL	00,11,11	SEN/Q15	03, 11/1	3211/013	11 = 007 22, CL = 43 pt		30	45	113		
<sup>t</sup> PHZ	CS R/W	CS, R/W SER/Q15	CS, R/W	SER/Q15	R <sub>L</sub> = 667 Ω, C <sub>L</sub> = 5 pF		25	40	n.		
tPLZ	00,11,44				11L - 007 32, CL - 5 pr		25	40	ns		

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



 $<sup>^{\</sup>ddagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated