

SDLS204

SN54S135, SN74S135  
QUADRUPLE EXCLUSIVE-OR/NOR GATES

DECEMBER 1972—REVISED MARCH 1988


- Fully Compatible with Most TTL and TTL MSI Circuits
- Fully Schottky Clamping Reduces Delay Times . . . 8 ns Typical
- Can Operate as Exclusive-OR Gate (C Input Low) or as Exclusive-NOR Gate (C Input High)

FUNCTION TABLE

INPUTS			OUTPUT
A	B	C	Y
L	L	L	L
L	H	L	H
H	L	L	H
H	H	L	L
L	L	H	H
L	H	H	L
H	L	H	L
H	H	H	H

H = high level, L = low level


logic diagram (one half)



positive logic


$$Y = A \oplus B \oplus C = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + AB\bar{C}$$

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers are for D, J, N, and W packages.

schematics of inputs and outputs



Resistor values shown are nominal.

**SN54S135, SN74S135**  
**QUADRUPLE EXCLUSIVE-OR/NOR GATES**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

NOTE 1: Voltage values are with respect to network ground terminal.

#### **recommended operating conditions**

	SN54S135			SN74S135			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	v
High-level output current, $I_{OH}$			-1			-1	mA
Low-level output current, $I_{OL}$			20			20	mA
Operating free-air temperature, $T_A$	-65		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>		MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{IH}$	High-level input voltage				2		V
$V_{IL}$	Low-level input voltage					0.8	V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}$ ,	$I_I = -18 \text{ mA}$			-1.2	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}$ ,	$V_{IH} = 2 \text{ V}$ ,	SN54S'	2.5	3.4	V
		$V_{IL} = 0.8 \text{ V}$ ,	$I_{OH} = -1 \text{ mA}$	SN74S'	2.7	3.4	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}$ ,	$V_{IH} = 2 \text{ V}$ ,			0.5	V
		$V_{IL} = 0.8 \text{ V}$ ,	$I_{OL} = 20 \text{ mA}$				
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}$ ,	$V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{MAX}$ ,	$V_I = 2.7 \text{ V}$			50	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC} = \text{MAX}$ ,	$V_I = 0.5 \text{ V}$			-2	mA
$I_{OS}$	Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$		-40		-100	mA
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}$ ,	See Note 2		65	99	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.  
<sup>‡</sup>All typical values are at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$ .

Not more than one output should be shorted at

**NOTE 2:** Log is measured with the inputs grounded and the outputs open.

NOTE 2:  $ICC$  is measured with the inputs grounded and the outputs open.

switching characteristics,  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$

PARAMETER	FROM (INPUT)	TEST CONDITIONS		MIN	TYP	MAX	UNIT
$t_{PLH}$	A or B	B or A = L, C = L B or A = H, C = L B or A = L, C = H B or A = H, C = H	$C_L = 15 \text{ pF}$ , $R_L = 280 \Omega$ , See Note 3	8.5	13		ns
$t_{PHL}$				11	15		
$t_{PLH}$				8	12		ns
$t_{PHL}$				9	13.5		
$t_{PLH}$				10	15		ns
$t_{PHL}$				6.5	10		
$t_{PLH}$				8.5	12		ns
$t_{PHL}$				7	13		
$t_{PLH}$				8	12		ns
$t_{PHL}$				9.5	14.5		
$t_{PLH}$	C	$A = B$		7.5	11.5		ns
$t_{PHL}$				8	12		

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.