查询TLV5618A供应商

<u>捷多邦,专业PCB打样工厂,24小时加急出货</u>TLV5618A 2.7-V TO 5.5-V LOW-POWER DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTER WITH POWER DOWN SLAS230E – JULY 1999 – REVISED JUNE 2000

features

- Dual 12-Bit Voltage Output DAC
 - Programmable Settling Time
 - 2.5 μs in Fast Mode
 - 12 μs in Slow Mode
- Compatible With TMS320 and SPI™ Serial Ports
- Differential Nonlinearity <0.5 LSB Typ
- Monotonic Over Temperature
- Available in Q-Temp Automotive HighRel Automotive Applications Configuration Control / Print Support Qualification to Automotive Standards


description

The TLV5618A is a dual 12-bit voltage output DAC with a flexible 3-wire serial interface. The serial interface is compatible with TMS320, SPI[™], QSPI[™], and Microwire[™] serial ports. It is programmed with a 16-bit serial string containing 4 control and 12 data bits.

The resistor string output voltage is buffered by an x2 gain rail-to-rail output buffer. The buffer features a Class-AB output stage to improve stability and reduce settling time. The programmable settling time of the DAC allows the designer to optimize speed versus power dissipation.

applications

- Digital Servo Control Loops
- Digital Offset and Gain Adjustment
- Industrial Process Control
- Machine and Motion Control Devices
- Mass Storage Devices



Implemented with a CMOS process, the device is designed for single supply operation from 2.7 V to 5.5 V. It is available in an 8-pin SOIC package in standard commercial and industrial temperature ranges.

The TLV5618AC is characterized for operation from 0° C to 70° C. The TLV5618AI is characterized for operation from -40° C to 85° C. The TLV5618AQ is characterized for operation from -40° C to 125° C. The TLV5618AM is characterized for operation from -55° C to 125° C.

	AVAILAE	BLE OPTIONS	
		PACKAGE	"n7-1
TA	SOIC (D)	CERAMIC DIP (JG)	20 PAD LCCC (FK)
0°C to 70°C	TLV5618ACD	190 - 1	_
-40°C to 85°C	TLV5618AID	a ()	—
-40°C to 125°C	TLV5618AQD TLV5618AQDR	_	_
-55°C to 125°C	_	TLV5618AMJG	TLV5618AMFK




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI and QSPI are trademarks of Motorola, Inc.



Copyright © 2000, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other production processing does not necessarily include testing of all parameters.

functional block diagram



Terminal Functions

TERM	INAL	1/0/P	DESCRIPTION
NAME	NO.	1/0/P	DESCRIPTION
AGND	5	Р	Ground
CS	3	I	Chip select. Digital input active low, used to enable/disable inputs.
DIN	1	I	Digital serial data input
OUTA	4	0	DAC A analog voltage output
OUTB	7	0	DAC B analog voltage output
REF	6	I	Analog reference voltage input
SCLK	2	I	Digital serial clock input
V _{DD}	8	Р	Positive power supply



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage (V _{DD} to AGND)	
Reference input voltage range	
Digital input voltage range	$\dots \dots $
Operating free-air temperature range, T _A : TLV5618AC	0°C to 70°C
TLV5618AI	–40°C to 85°C
TLV5618AQ	–40°C to 125°C
TLV5618AM	–55°C to 125°C
Storage temperature range, T _{stg}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C‡	$T_{A} = 70^{\circ}C \qquad T_{A} = 85^{\circ}C POWER RATING POWER RATING$		T _A = 125°C POWER RATING
D	635 mW	5.08 mW/°C	407 mW	330 mW	127 mW
FK	1375 mW	11.00 mW/°C	880 mW	715 mW	275 mW
JG	1050 mW	8.40 mW/°C	672 mW	546 mW	210 mW

[‡] This is the inverse of the traditional junction-to-ambient thermal resistance (R_{\ThetaJA}). Thermal resistances are not production tested and are for informational purposes only.

recommended operating conditions

		MIN	NOM	MAX	UNIT
	$V_{DD} = 5 V$	4.5	5	5.5	V
Supply voltage, V _{DD}	$V_{DD} = 3 V$	2.7	3	3.3	
Power on reset, POR		0.55		2	V
High-level digital input voltage, V _{IH}	$V_{DD} = 2.7 V \text{ to } 5.5 V$	2			V
Low-level digital input voltage, VIL	$V_{DD} = 2.7 V \text{ to } 5.5 V$			0.8	V
Reference voltage, Vref to REF terminal	$V_{DD} = 5 V$ (see Note 1)	AGND	2.048	V _{DD} -1.5	V
Reference voltage, V _{ref} to REF terminal	V _{DD} = 3 V (see Note 1)	AGND	1.024	V _{DD} -1.5	V
Load resistance, RL		2			kΩ
Load capacitance, CL				100	pF
Clock frequency, fCLK				20	MHz
	TLV5618AC	0		70	
Operating free cir temperature T	TLV5618AI	-40		85	°C
Operating free-air temperature, T _A	TLV5618AQ	-40		125	C
	TLV5618AM	-55		125	

NOTE 1: Due to the x2 output buffer, a reference input voltage \geq (V_{DD}-0.4 V)/2 causes clipping of the transfer function.



electrical characteristics over recommended operating conditions (unless otherwise noted)

power supply

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
	Device events	No load,	Fast		1.8	2.3	
DD	Power supply current	All inputs = AGND or V_{DD} , DAC latch = 0x800	Slow		0.8	1	mA
	Power down supply current				1		μA
PSRR	Power supply rejection ratio	Zero scale, See Note 2			-65		dB
FSRR		Full scale, See Note 3			-65		uВ

NOTES: 2. Power supply rejection ratio at zero scale is measured by varying VDD and is given by:

PSRR = 20 log [(E_{ZS}(V_{DD}max) – E_{ZS}(V_{DD}min)/V_{DD}max]

3. Power supply rejection ratio at full scale is measured by varying V_{DD} and is given by:

 $PSRR = 20 \log [(E_G(V_{DD}max) - E_G(V_{DD}min)/V_{DD}max]]$

static DAC specifications

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Resolution		12			bits
INL	Integral nonlinearity	See Note 4		±2	± 4	LSB
DNL	Differential nonlinearity	See Note 5		±0.5	±1	LSB
EZS	Zero-scale error (offset error at zero scale)	See Note 6			±12	mV
E _{ZS} TC	Zero-scale-error temperature coefficient	See Note 7		3		ppm/°C
EG	Gain error	See Note 8			±0.6	% full scale V
E _G T _C	Gain-error temperature coefficient	See Note 9		1		ppm/°C

NOTES: 4. The relative accuracy of integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale, excluding the effects of zero-code and full-scale errors.

5. The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1-LSB amplitude change of any two adjacent codes.

6. Zero-scale error is the deviation from zero voltage output when the digital input code is zero.

7. Zero-scale-error temperature coefficient is given by: $E_{ZS} TC = [E_{ZS} (T_{max}) - E_{ZS} (T_{min})]/2V_{ref} \times 10^{6}/(T_{max} - T_{min})$.

8. Gain error is the deviation from the ideal output $(2V_{ref} - 1 \text{ LSB})$ with an output load of 10 k Ω . 9. Gain temperature coefficient is given by: EG T_C = [EG (T_{max}) – Eg (T_{min})]/2V_{ref} × 10⁶/(T_{max} – T_{min}).

output specifications

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VO	Output voltage range	$R_L = 10 \text{ k}\Omega$			V _{DD} -0.4	V
	Output load regulation accuracy	$V_{\mbox{O}}$ = 4.096 V, 2.048 V R_{\mbox{L}} = 2 k Ω			±0.29	% FS

reference input

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
VI	Input voltage range			0		V _{DD-1.5}	V
RI	Input resistance				10		MΩ
Cl	Input capacitance				5		pF
	Deference input bendwidth		Fast		1.3		MHz
	Reference input bandwidth	$REF = 0.2 V_{pp} + 1.024 V dc$	Slow		525		kHz
	Reference feedthrough	REF = 1 V_{pp} at 1 kHz + 1.024 V dc (see Note 10)			-80		dB

NOTE 10: Reference feedthrough is measured at the DAC output with an input code = 0x000.



SLAS230E - JULY 1999 - REVISED JUNE 2000

electrical characteristics over recommended operating conditions (unless otherwise noted) (Continued)

digital inputs

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ι _{ΙΗ}	High-level digital input current	$V_{I} = V_{DD}$			1	μΑ
۱ _{IL}	Low-level digital input current	$V_{I} = 0 V$	-1			μΑ
Ci	Input capacitance			8		pF

analog output dynamic performance

	PARAMETER	TEST	CONDITIONS		MIN	TYP	MAX	UNIT
t (70)	Output aattling time, full acale	R _L = 10 kΩ,	C _L = 100 pF,	Fast		1	3	
^t s(FS)	Output settling time, full scale	See Note 11	_	Slow		3	10	μs
1 (22)	Output settling time, code to code	R _L = 10 kΩ,	C _L = 100 pF,	Fast		1		
^t s(CC)	Output setting time, code to code	See Note 12		Slow		2		μs
SR	Slew rate	R _L = 10 kΩ,	C _L = 100 pF,	Fast		3		V/µs
SK	Slew fate	See Note 13		Slow		0.5		v/µs
	Glitch energy	$\frac{\text{DIN} = 0 \text{ to } 1,}{\text{CS} = \text{V}_{\text{DD}}}$	FCLK = 100 kH	Ηz,		5		nV–s
SNR	Signal-to-noise ratio					76		
SINAD	Signal-to-noise + distortion	f _S = 102 kSPS,	f _{out} = 1 kHz,			68		dB
THD	Total harmonic distortion	$R_L = 10 \text{ k}\Omega,$	$C_{L} = 100 \text{pF}$			-68		uВ
SFDR	Spurious free dynamic range]				72		

NOTES: 11. Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of 0x020 to 0xFDF and 0xFDF to 0x020 respectively. Not tested, assured by design.

12. Settling time is the time for the output signal to remain within ± 0.5 LSB of the final measured value for a digital input code change of one count. Not tested, assured by design.

13. Slew rate determines the time it takes for a change of the DAC output from 10% to 90% of full-scale voltage.



digital input timing requirements

			MIN	NOM	MAX	UNIT
^t su(CS–CK)	Setup time, CS low before first negative SCLK edge		10			ns
^t su(C16-CS)	Setup time, 16 th negative SCLK edge before CS rising edge		10			ns
t _{wH}	SCLK pulse width high		25			ns
t _{wL}	SCLK pulse width low		25			ns
A	Coture time, data ready bafara COLIK fallian adre	C and I suffixes	10			
^t su(D)	Setup time, data ready before SCLK falling edge	Q and M suffixes	8			ns
^t h(D)	Hold time, data held valid after SCLK falling edge		5			ns

timing requirements





Figure 1. Timing Diagram




SLAS230E - JULY 1999 - REVISED JUNE 2000








TYPICAL CHARACTERISTICS





SLAS230E - JULY 1999 - REVISED JUNE 2000

TYPICAL CHARACTERISTICS





DIFFERENTIAL NONLINEARITY ERROR vs **DIGITAL CODE**




Figure 11



APPLICATION INFORMATION

general function

The TLV5618A is a dual 12-bit, single-supply DAC, based on a resistor-string architecture. It consists of a serial interface, a speed and power down control logic, a resistor string, and a rail-to-rail output buffer.

The output voltage (full scale determined by the reference) is given by:

2 REF
$$\frac{\text{CODE}}{0x1000}$$
 [V]

Where REF is the reference voltage and CODE is the digital input value in the range 0x000 to 0xFFF. A power-on reset initially puts the internal latches to a defined state (all bits zero).

serial interface

A falling edge of CS starts shifting the data bit-per-bit (starting with the MSB) to the internal register on the falling edges of SCLK. After 16 bits have been transferred or CS rises, the content of the shift register is moved to the target latches (DAC A, DAC B, BUFFER, CONTROL), depending on the control bits within the data word.

Figure 12 shows examples of how to connect the TLV5618A to TMS320, SPITM, and MicrowireTM.

TMS320]	TLV5618A	SPI	TLV5618A	Microwire]	TLV5618A
DSP FSX		CS	I/O	 CS	I/O		CS
DX		DIN	MOSI	DIN	SO		DIN
CLKX		SCLK	SCK	SCLK	SK		SCLK

Figure 12. Three-Wire Interface

Notes on SPITM and MicrowireTM: Before the controller starts the data transfer, the software has to generate a falling edge on the pin connected to CS. If the word width is 8 bits (SPI™ and Microwire™) two write operations must be performed to program the TLV5618A. After the write operation(s), the holding registers or the control register are updated automatically on the 16th positive clock edge.

serial clock frequency and update rate

The maximum serial clock frequency is given by:

$$f_{sclkmax} = \frac{1}{t_{whmin} + t_{wlmin}} = 20 \text{ MHz}$$

The maximum update rate is:

$$f_{updatemax} = \frac{1}{16 (t_{whmin} + t_{wlmin})} = 1.25 \text{ MHz}$$

Note that the maximum update rate is just a theoretical value for the serial interface, as the settling time of the TLV5618A should also be considered.



SLAS230E - JULY 1999 - REVISED JUNE 2000

APPLICATION INFORMATION

data format

The 16-bit data word for the TLV5618A consists of two parts:

- Program bits (D15..D12)
- New data (D11..D0)

ĺ	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
I	R1	SPD	PWR	R0	MSB	12 Data bits									LSB	

SPD: Speed control bit $1 \rightarrow \text{fast mode}$ $0 \rightarrow \text{slow mode}$ PWR: Power control bit $1 \rightarrow \text{power down}$ $0 \rightarrow normal operation$ On power up, SPD and PWD are reset to 0 (slow mode and normal operation)

The following table lists all possible combination of register-select bits:

register-select bits

R1	R0	REGISTER
0	0	Write data to DAC B and BUFFER
0	1	Write data to BUFFER
1	0	Write data to DAC A and update DAC B with BUFFER content
1	1	Reserved

The meaning of the 12 data bits depends on the register. If one of the DAC registers or the BUFFER is selected, then the 12 data bits determine the new DAC value:

examples of operation

Set DAC A output, select fast mode:

Write new DAC A value and update DAC A output:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	0		New DAC A output value										

The DAC A output is updated on the rising clock edge after D0 is sampled.

Set DAC B output, select fast mode:

Write new DAC B value to BUFFER and update DAC B output:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0		New BUFFER content and DAC B output value										

The DAC A output is updated on the rising clock edge after D0 is sampled.

- Set DAC A value, set DAC B value, update both simultaneously, select slow mode:
 - 1. Write data for DAC B to BUFFER:

[D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
ſ	0	0	0	1		New DAC B value										

2. Write new DAC A value and update DAC A and B simultaneously:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0		New DAC A value										



APPLICATION INFORMATION

examples of operation (continued)

Both outputs are updated on the rising clock edge after D0 from the DAC A data word is sampled.

Set power-down mode:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Х	Х	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х

X = Don't care

linearity, offset, and gain error using single ended supplies

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset, the output voltage may not change with the first code, depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.

The output voltage then remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 13.




Figure 13. Effect of Negative Offset (Single Supply)

This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below the ground rail.

For a DAC, linearity is measured between zero-input code (all inputs 0) and full-scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full-scale code and the lowest code that produces a positive output voltage.

definitions of specifications and terminology

integral nonlinearity (INL)

The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.

differential nonlinearity (DNL)

The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.



SLAS230E - JULY 1999 - REVISED JUNE 2000

definitions of specifications and terminology (continued)

zero-scale error (E_{ZS})

Zero-scale error is defined as the deviation of the output from 0 V at a digital input value of 0.

gain error (E_G)

Gain error is the error in slope of the DAC transfer function.

total harmonic distortion (THD)

THD is the ratio of the rms value of the first six harmonic components to the value of the fundamental signal. The value for THD is expressed in decibels.

signal-to-noise ratio + distortion (S/N+D)

S/N+D is the ratio of the rms value of the output signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/N+D is expressed in decibels.

spurious free dynamic range (SFDR)

Spurious free dynamic range is the difference between the rms value of the output signal and the rms value of the largest spurious signal within a specified bandwidth. The value for SFDR is expressed in decibels.




AS230E - JULY 1999 - REVISED JUNE 2000

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN

D (R-PDSO-G**)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012




SLAS230E - JULY 1999 - REVISED JUNE 2000

MECHANICAL DATA

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) **28 TERMINALS SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. This package can be hermetically sealed with a metal lid.

- D. The terminals are gold-plated.
- E. Falls within JEDEC MS-004



MECHANICAL DATA

SLAS230E - JULY 1999 - REVISED MAY 2000



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8




MECHANICAL DATA

SLAS230E - JULY 1999 - REVISED MAY 2000

MECHANICAL DATA

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-001



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated