查询TLC3704Q供应商

<u>捷多邦,专业PCB打样工厂,24小**T时**03分04</u>, TLC3704Q QUAD MICROPOWER LinCMOS™ VOLTAGE COMPARATORS


• Push-Pull CMOS Output Drives Capacitive Loads Without Pullup Resistor, $I_0 = \pm 8 \text{ mA}$

- Very Low Power . . . 200 μW Typ at 5 V
- Fast Response Time . . . t_{PLH} = 2.7 μs Typ With 5-mV Overdrive
- Single Supply Operation ... 3 V to 16 V TLC3704M ... 4 V to 16 V
- On-Chip ESD Protection

description

The TLC3704 consists of four independent micropower voltage comparators designed to operate from a single supply and be compatible with modern HCMOS logic systems. They are functionally similar to the LM339 but use 1/20th the power for similar response times. The push-pull CMOS output stage drives capacitive loads directly without a power-consuming pullup resistor to achieve the stated response time. Eliminating the pullup resistor not only reduces power dissipation, but also saves board space and component cost. The output stage is also fully compatible with TTL requirements.

Texas Instruments LinCMOS[™] process offers superior analog performance to standard CMOS processes. Along with the standard CMOS advantages of low power without sacrificing speed, high input impedance, and low bias currents, the LinCMOS process offers extremely stable input offset voltages with large differential input voltages. This characteristic makes it possible to build reliable CMOS comparators.



The TLC3704C is characterized for operation over the commercial temperature range of 0° C to 70° C. The TLC3704I is characterized for operation over the extended industrial temperature range of -40° C to 85° C. The TLC3704M is characterized for operation over the full military temperature range of -55° C to 125° C. The TLC3704Q is characterized for operation from -40° C to 125° C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

CMOS is a trademark of Texas Instruments Incorporated.




SLCS117A – NOVEMBER 1986 – REVISED OCTOBER 1996

	AVAILABLE OPTIONS											
	Viemax		PACK	AGE								
TA	at 25°C SMALL OUTLINE		CERAMIC CERAMIC DIP (FK) (J)		PLASTIC DIP (N)							
0°C to 70°C	5 mV	TLC3704CD	—	—	TLC3704CN							
- 40°C to 85°C	5 mV	TLC3704ID	—	—	TLC3704IN							
– 55°C to 125°C	5 mV	_	TLC3704MFK	TLC3704MJ	_							
- 40°C to 125°C	5 mV	—	—	TLC3704QJ	—							

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLC3704CDR).

functional block diagram (each comparator)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.

2. Differential voltages are at IN+ with respect to IN-.



SLCS117A - NOVEMBER 1986 - REVISED OCTOBER 1996

	DISSIPATION RATING TABLE										
PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING						
D	950 mW	7.6 mW/°C	608 mW	494 mW	N/A						
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW						
J	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW						
N	1150 mW	9.2 mW/°C	736 mW	598 mW	N/A						

recommended operating conditions

		TLC370	4C	UNIT
	MIN	NOM	MAX	UNIT
Supply voltage, V _{DD}	3	5	16	V
Common-mode input voltage, V _{IC}	- 0.2		V _{DD} – 1.5	V
High-level output current, I _{OH}			- 20	mA
Low-level output current, IOL			20	mA
Operating free-air temperature, T _A	0		70	°C

electrical characteristics at specified operating free-air temperature, $V_{DD} = 5 V$ (unless otherwise noted)

	DADAMETED	7507.001		T.	TLC	3704C		UNIT
	PARAMETER	TEST CON	IDITIONS	TA	MIN	TYP	MAX	UNIT
Vie	Input offset voltage	V _{DD} = 5 V to 10	V,	25°C		1.2	5	mV
VIO	input onset voltage	$V_{IC} = V_{ICR}min$,	See Note 3	0°C to 70°C			6.5	IIIV
110	Input offset current	V _{IC} = 2.5 V		25°C		1		pА
10	input onset current	VIC = 2.0 V		70°C			0.3	nA
lin	Input bias current	V _{IC} = 2.5 V		25°C		5		pА
IВ	liput bias current	VIC = 2.3 V		70°C			0.6	nA
				25°C	0 to V _{DD} – 1			V
VICR	Common-mode input voltage range		·		0 to V _{DD} – 1.5			v
				25°C		84		
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}min$		70°C		84		dB
				0°C		84		
				25°C		85		
k SVR	Supply-voltage rejection ratio	V _{DD} = 5 V to 10	V	70°C		85		dB
				0°C		85		
VOH	High-level output voltage	V _{ID} = 1 V,	IOH = -4 mA	25°C	4.5	4.7		V
VОН	rightevel output voltage	v D = 1 v,	10H4 111A	70°C	4.3			v
VOL	Low-level output voltage	V _{ID} = -1 V,	I _{ОН} = 4 mA	25°C		210	300	mV
	Low level output voltage	VID = -1 V,		70°C			375	111 V
	Supply current (all four comparators)	Outputs low,	No load	25°C		35	80	μA
IDD				0°C to 70°C			100	μΛ

[†] All characteristics are measured with zero common-mode voltage unless otherwise noted.



SLCS117A - NOVEMBER 1986 - REVISED OCTOBER 1996

recommended operating conditions

		TLC37	04I	UNIT
	MIN	NOM	MAX	UNIT
Supply voltage, V _{DD}	3	5	16	V
Common-mode input voltage, VIC	- 0.2		V _{DD} – 1.5	V
High-level output current, I _{OH}			- 20	mA
Low-level output current, I _{OL}			20	mA
Operating free-air temperature, T _A	- 40		85	°C

electrical characteristics at specified operating free-air temperature, V_{DD} = 5 V, V_{IC} = 0 (unless otherwise noted)

	DADAMETED			-	TLO	C3704I		
	PARAMETER	TEST CO	NDITIONS	TA	MIN	TYP	MAX	UNIT
N/s =		V _{DD} = 5 V to 10) V,	25°C		1.2	5	
VIO	Input offset voltage	$V_{IC} = V_{ICR}min$,	See Note 3	-40°C to 85°C			7	mV
lic	Input offset current	V _{IC} = 2.5 V		25°C		1		pА
IIO	input onset current	VIC = 2.5 V		85°C			1	nA
1.5	Input bias current	$V_{10} = 2.5 V_{10}$		25°C		5		pА
IВ	input bias current	V _{IC} = 2.5 V		85°C			2	nA
					0 to V _{DD} – 1			V
VICR	Common-mode input voltage range	-4			0 to V _{DD} – 1.5			v
				25°C		84		
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}min$		85°C		84		dB
				-40°C		83		
				25°C		85		
k SVR	Supply-voltage rejection ratio	$V_{DD} = 5 V \text{ to } 10$) V	85°C		85		dB
				-40°C		83		
Vou	High-level output voltage	V _{ID} = 1 V,	I _{OH} = -4 mA	25°C	4.5	4.7		V
Vон	nigh-level output voltage	v D = 1 v,	OH = -4 IIIA	85°C	4.3			v
Vei	Low-level output voltage	V _{ID} = -1 V,	I _{OH} = 4 mA	25°C		210	300	mV
VOL		v ID = - i v,	OH - 4 MA	85°C			400	111 V
	Supply current (all four comparators)	Outputs low,	No load	25°C		35	80	μA
IDD				-40° C to 85° C			125	μΑ



SLCS117A - NOVEMBER 1986 - REVISED OCTOBER 1996

recommended operating conditions

		TLC370	4M	UNIT
	MIN	NOM	MAX	UNIT
Supply voltage, V _{DD}	4	5	16	V
Common-mode input voltage, VIC	0		V _{DD} – 1.5	V
High-level output current, IOH			- 20	mA
Low-level output current, I _{OL}			20	mA
Operating free-air temperature, T _A	- 55		125	°C

electrical characteristics at specified operating free-air temperature, V_{DD} = 5 V, V_{IC} = 0 (unless otherwise noted)

	DADAMETED			-	TLC	3704M		
	PARAMETER	TEST CC	NDITIONS	TA	MIN	TYP	MAX	UNIT
) ($V_{DD} = 5 V \text{ to } 10$	0 V,	25°C		1.2	5	
VIO	Input offset voltage	$V_{IC} = V_{ICR}min$, See Note 3	-55°C to 125°C			10	mV
	Input offset current	V _{IC} = 2.5 V		25°C		1		pА
10	input onset current	VIC = 2.5 V		125°C			15	nA
lun .	Input bias current	$\lambda = 25 \lambda$		25°C		5		pА
IВ	input bias current	VIC = 2.5 V		125°C			30	nA
) (0 to V _{DD} – 1			V
VICR	Common-mode input voltage range			-55°C to 125°C	0 to V _{DD} – 1.5			V
				25°C		84		
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}min$		125°C		83		dB
				-55°C		82		
				25°C		85		
ksvr	Supply-voltage rejection ratio	$V_{DD} = 5 V$ to 10	0 V	125°C		85		dB
				−55°C		82		
Vou	High-level output voltage	V _{ID} = 1 V,	IOH = -4 mA	25°C	4.5	4.7		V
∨он	nigh-level output voltage	$v_{\text{ID}} = 1 v,$	OH = -4 IIIA	125°C	4.2			v
Vei	Low-level output voltage	V _{ID} = -1 V,	I _{OH} = 4 mA	25°C		210	300	mV
VOL	Low level output voltage	• ID = - 1 •,	iOH - 4 IIIA	125°C			500	IIIV
	Supply current (all four comparators)	Outputs low,	No load	25°C		35	80	μA
IDD			140 1040	-55°C to 125°C			175	μΛ



SLCS117A - NOVEMBER 1986 - REVISED OCTOBER 1996

recommended operating conditions

		TLC370	4Q	UNIT
	MIN	NOM	MAX	
Supply voltage, V _{DD}	3	5	16	V
Common-mode input voltage, VIC	-0.2		V _{DD} – 1.5	V
High-level output current, IOH			- 20	mA
Low-level output current, I _{OL}			20	mA
Operating free-air temperature, T _A	- 40		125	°C

electrical characteristics at specified operating free-air temperature, V_{DD} = 5 V, V_{IC} = 0 (unless otherwise noted)

	DADAMETER			т.	TLC3	704Q		LINUT
	PARAMETER	TEST CO	NDITIONS	TA	MIN	TYP	MAX 5 7 15 30 	UNIT
Vie	Input offect voltoge	$V_{DD} = 5 V \text{ to } 10$) V,	25°C		1.2	5	
VIO	Input offset voltage	$V_{IC} = V_{ICR}min$, See Note 3	-40°C to 125°C			7	mV
10	Input offset current	V _{IC} = 2.5 V		25°C		1		pА
10	input onset current	VIC = 2.5 V		125°C			15	nA
1.0	Input bias current	$V_{10} = 2.5 V_{10}$		25°C		5		pА
IВ	input bias current	V _{IC} = 2.5 V		125°C			30	nA
1	Common-mode input voltage			25°C	0 to V _{DD} – 1			V
VICR	range			-40°C to 125°C	0 to V _{DD} – 1.5			v
				25°C		84		
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}min$		125°C		83		dB
				-40°C		83		
				25°C		85		
k SVR	Supply-voltage rejection ratio	$V_{DD} = 5 V \text{ to } 10$	O V	125°C		85		dB
				-40°C		83		
			1	25°C	4.5	4.7		V
Vон	High-level output voltage	V _{ID} = 1 V,	$I_{OH} = -4 \text{ mA}$	125°C	4.2			v
Vei			10	25°C		210	300	mV
VOL	Low-level output voltage	$V_{ID} = -1 V,$	$I_{OH} = 4 \text{ mA}$	125°C			500	IIIV
1	Supply current (all four		Nalaad	25°C		35	80	
IDD	comparators)	Outputs low,	No load	-40°C to 125°C			175	μA



SLCS117A - NOVEMBER 1986 - REVISED OCTOBER 1996

	PARAMETER	TES	TLC3704C, TLC3704I TLC3704M, TLC3704Q			UNIT		
				MIN	TYP	MAX		
			Overdrive = 2 mV		4.5			
			Overdrive = 5 mV		2.7			
		f = 10 kHz, C ₁ = 50 pF	Overdrive = 10 mV		1.9			
^t PLH			Overdrive = 20 mV		1.4		μs	
			Overdrive = 40 mV		1.1			
		V _I = 1.4-V step at IN+		1.1				
			Overdrive = 2 mV		4			
			Overdrive = 5 mV		2.3			
	Propagation delay time, high-to-low-level output	f = 10 kHz, C _L = 50 pF	Overdrive = 10 mV		1.5]	
^t PHL	Propagation delay time, high-to-low-level output		Overdrive = 20 mV		0.95		μs	
			Overdrive = 40 mV		0.65			
		V _I = 1.4-V ste	p at IN+		0.15			
t _f	Fall time	f = 10 kHz, C _L = 50 pF	Overdrive = 50 mV		50		ns	
t _r	Rise time	f = 10 kHz, C _L = 50 pF	Overdrive = 50 mV		125		ns	

switching characteristics, V_{DD} = 5 V, T_A = 25°C

 † Simultaneous switching of inputs causes degradation in output response.



SLCS117A - NOVEMBER 1986 - REVISED OCTOBER 1996

PRINCIPLES OF OPERATION

LinCMOS process

The LinCMOS process is a linear polysilicon-gate CMOS process. Primarily designed for single-supply applications, LinCMOS products facilitate the design of a wide range of high-performance analog functions from operational amplifiers to complex mixed-mode converters.

While digital designers are experienced with CMOS, MOS technologies are relatively new for analog designers. This short guide is intended to answer the most frequently asked questions related to the quality and reliability of LinCMOS products. Further questions should be directed to the nearest TI field sales office.

electrostatic discharge

CMOS circuits are prone to gate oxide breakdown when exposed to high voltages even if the exposure is only for very short periods of time. Electrostatic discharge (ESD) is one of the most common causes of damage to CMOS devices. It can occur when a device is handled without proper consideration for environmental electrostatic charges, e.g., during board assembly. If a circuit in which one amplifier from a dual op amp is being used and the unused pins are left open, high voltages tends to develop. If there is no provision for ESD protection, these voltages may eventually punch through the gate oxide and cause the device to fail. To prevent voltage buildup, each pin is protected by internal circuitry.

Standard ESD-protection circuits safely shunt the ESD current by providing a mechanism whereby one or more transistors break down at voltages higher than the normal operating voltages but lower than the breakdown voltage of the input gate. This type of protection scheme is limited by leakage currents which flow through the shunting transistors during normal operation after an ESD voltage has occurred. Although these currents are small, on the order of tens of nanoamps, CMOS amplifiers are often specified to draw input currents as low as tens of picoamps.

To overcome this limitation, TI design engineers developed the patented ESD-protection circuit shown in Figure 1. This circuit can withstand several successive 2-kV ESD pulses, while reducing or eliminating leakage currents that may be drawn through the input pins. A more detailed discussion of the operation of the TI ESD-protection circuit is presented on the next page.

All input and output pins on LinCMOS and Advanced LinCMOS products have associated ESD-protection circuitry that undergoes qualification testing to withstand 2000 V discharged from a 100-pF capacitor through a 1500- Ω resistor (human body model) and 200 V from a 100-pF capacitor with no current-limiting resistor (charged device model). These tests simulate both operator and machine handling of devices during normal test and assembly operations.




Figure 1. LinCMOS ESD-Protection Schematic



SLCS117A - NOVEMBER 1986 - REVISED OCTOBER 1996

PRINCIPLES OF OPERATION

input protection circuit operation

Texas Instruments patented protection circuitry allows for both positive- and negative-going ESD transients. These transients are characterized by extremely fast rise times and usually low energies, and can occur both when the device has all pins open and when it is installed in a circuit.

positive ESD transients

Initial positive charged energy is shunted through Q1 to V_{SS}. Q1 turns on when the voltage at the input rises above the voltage on the V_{DD} pin by a value equal to the V_{BE} of Q1. The base current increases through R2 with input current as Q1 saturates. The base current through R2 forces the voltage at the drain and gate of Q2 to exceed its threshold level (V_T ~ 22 to 26 V) and turn Q2 on. The shunted input current through Q1 to V_{SS} is now shunted through the n-channel enhancement-type MOSFET Q2 to V_{SS}. If the voltage on the input pin continues to rise, the breakdown voltage of the zener diode D3 is exceeded and all remaining energy is dissipated in R1 and D3. The breakdown voltage of D3 is designed to be 24 to 27 V, which is well below the gate-oxide voltage of the circuit to be protected.

negative ESD transients

The negative charged ESD transients are shunted directly through D1. Additional energy is dissipated in R1 and D2 as D2 becomes forward biased. The voltage seen by the protected circuit is -0.3 V to -1 V (the forward voltage of D1 and D2).

circuit-design considerations

LinCMOS products are being used in actual circuit environments that have input voltages that exceed the recommended common-mode input voltage range and activate the input protection circuit. Even under normal operation, these conditions occur during circuit power up or power down, and in many cases, when the device is being used for a signal conditioning function. The input voltages can exceed V_{ICR} and not damage the device only if the inputs are current limited. The recommended current limit shown on most product data sheets is ± 5 mA. Figures 2 and 3 show typical characteristics for input voltage versus input current.

Normal operation and correct output state can be expected even when the input voltage exceeds the positive supply voltage. Again, the input current should be externally limited even though internal positive current limiting is achieved in the input protection circuit by the action of Q1. When Q1 is on, it saturates and limit the current to approximately 5-mA collector current by design. When saturated, Q1 base current increases with input current. This base current is forced into the V_{DD} pin and into the device I_{DD} or the V_{DD} supply through R2 producing the current limiting effects shown in Figure 2. This internal limiting lasts only as long as the input voltage is below the V_T of Q2.

When the input voltage exceeds the negative supply voltage, normal operation is affected and output voltage states may not be correct. Also, the isolation between channels of multiple devices (duals and quads) can be severely affected. External current limiting must be used since this current is directly shunted by D1 and D2 and no internal limiting is achieved. If normal output voltage states are required, an external input voltage clamp is required (see Figure 4).



SLCS117A - NOVEMBER 1986 - REVISED OCTOBER 1996

PRINCIPLES OF OPERATION

circuit-design considerations (continued)






Figure 4. Typical Input Current-Limiting Configuration for a LinCMOS Comparator




SLCS117A - NOVEMBER 1986 - REVISED OCTOBER 1996

PARAMETER MEASUREMENT INFORMATION

The TLC3704 contains a digital output stage which, if held in the linear region of the transfer curve, can cause damage to the device. Conventional operational amplifier/comparator testing incorporates the use of a servo loop which is designed to force the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, we offer the following alternatives for measuring parameters such as input offset voltage, common-mode rejection, etc.

To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown in Figure 5(a). With the noninverting input positive with respect to the inverting input, the output should be high. With the input polarity reversed, the output should be low.

A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can be slewed as shown in Figure 5(b) for the V_{ICR} test, rather than changing the input voltages, to provide greater accuracy.



(a) V_{IO} WITH V_{IC} = 0 V

(b) V_{IO} WITH V_{IC} = 4 V

Figure 5. Method for Verifying That Input Offset Voltage Is Within Specified Limits

A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal, but opposite in polarity, to the input offset voltage, the output changes states.


Figure 6 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the comparator in the linear region. The circuit consists of a switching mode servo loop in which IC1a generates a triangular waveform of approximately 20-mV amplitude. IC1b acts as a buffer, with C2 and R4 removing any residual d.c. offset. The signal is then applied to the inverting input of the comparator under test, while the noninverting input is driven by the output of the integrator formed by IC1c through the voltage divider formed by R8 and R9. The loop reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is sliced symmetrically or when the voltage at the noninverting input exactly equals the input offset voltage.

Voltage divider R8 and R9 provides an increase in the input offset voltage by a factor of 100 to make measurement easier. The values of R5, R7, R8, and R9 can significantly influence the accuracy of the reading; therefore, it is suggested that their tolerance level be one percent or lower.

Measuring the extremely low values of input current requires isolation from all other sources of leakage current and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage can be measured with no device in the socket. Subsequently, this open socket leakage value can be subtracted from the measurement obtained with a device in the socket to obtain the actual input current of the device.



SLCS117A - NOVEMBER 1986 - REVISED OCTOBER 1996




PARAMETER MEASUREMENT INFORMATION

Figure 6. Circuit for Input Offset Voltage Measurement

Response time is defined as the interval between the application of an input step function and the instant when the output reaches 50% of its maximum value. Response time for the low-to-high-level output is measured from the leading edge of the input pulse, while response time for the high-to-low-level output is measured from the trailing edge of the input pulse. Response time measurement at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the adjustment at the inverting input as shown in Figure 7, so that the circuit is just at the transition point. A low signal, for example 105-mV or 5-mV overdrive, causes the output to change state.



SLCS117A - NOVEMBER 1986 - REVISED OCTOBER 1996



VOLTAGE WAVEFORMS

NOTE A: CL includes probe and jig capacitance.






SLCS117A - NOVEMBER 1986 - REVISED OCTOBER 1996

TYPICAL CHARACTERISTICS

			FIGURE
VIO	Input offset voltage	Distribution	8
I _{IB}	Input bias current	vs Free-air temperature	9
CMRR	Common-mode rejection ratio	vs Free-air temperature	10
k SVR	Supply-voltage rejection ratio	vs Free-air temperature	11
VOH	High-level output current	vs Free-air temperature vs High-level output current	12 13
V _{OL}	Low-level output voltage	vs Low-level output current vs Free-air temperature	14 15
t _t	Transition time	vs Load capacitance	16
	Supply current response	vs Time	17
	Low-to-high-level output response	Low-to-high level output propagation delay time	18
	High-to-low level output response	High-to-low level output propagation delay time	19
^t PLH	Low-to-high level output propagation delay time	vs Supply voltage	20
^t PHL	High-to-low level output propagation delay time	vs Supply voltage	21
IDD	Supply current	vs Frequency vs Supply voltage vs Free-air temperature	22 23 24

INPUT BIAS CURRENT


Table of Graphs



DISTRIBUTION OF INPUT OFFSET VOLTAGE[†]




SLCS117A - NOVEMBER 1986 - REVISED OCTOBER 1996



TYPICAL CHARACTERISTICS[†]




SLCS117A - NOVEMBER 1986 - REVISED OCTOBER 1996



TYPICAL CHARACTERISTICS[†]



SLCS117A - NOVEMBER 1986 - REVISED OCTOBER 1996



TYPICAL CHARACTERISTICS



SLCS117A - NOVEMBER 1986 - REVISED OCTOBER 1996




Figure 24



SLCS117A - NOVEMBER 1986 - REVISED OCTOBER 1996

APPLICATION INFORMATION

The inputs should always remain within the supply rails in order to avoid forward biasing the diodes in the electrostatic discharge (ESD) protection structure. If either input exceeds this range, the device is not damaged as long as the input is limited to less than 5 mA. To maintain the expected output state, the inputs must remain within the common-mode range. For example, at 25° C with V_{DD} = 5 V, both inputs must remain between – 0.2 V and 4 V to ensure proper device operation. To ensure reliable operation, the supply should be decoupled with a capacitor (0.1 μ F) that is positioned as close to the device as possible.

Output and supply current limitations should be watched carefully since the TLC3704 does not provide current protection. For example, each output can source or sink a maximum of 20 mA; however, the total current to ground can only be an absolute maximum of 60 mA. This prohibits sinking 20 mA from each of the four outputs simultaneously since the total current to ground would be 80 mA.


The TLC3704 has internal ESD-protection circuits that prevents functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

	FIGURE
Pulse-width-modulated motor speed controller	25
Enhanced supply supervisor	26
Two-phase nonoverlapping clock generator	27
Micropower switching regulator	28

Table of Applications



SLCS117A - NOVEMBER 1986 - REVISED OCTOBER 1996



NOTES: A. The recommended minimum capacitance is 10 μ F to eliminate common ground switching noise. B. Adjust C1 for change in oscillator frequency

Figure 25. Pulse-Width-Modulated Motor Speed Controller



SLCS117A - NOVEMBER 1986 - REVISED OCTOBER 1996





Figure 26. Enhanced Supply Supervisor



SLCS117A - NOVEMBER 1986 - REVISED OCTOBER 1996



NOTES: A. Adjust C1 for a change in oscillator frequency where:

1/f = 1.85(100 kΩ)C1


- B. Adjust R1 and R3 to change duty cycle
- C. Adjust R2 to change deadtime

Figure 27. Two-Phase Nonoverlapping Clock Generator



SLCS117A - NOVEMBER 1986 - REVISED OCTOBER 1996

APPLICATION INFORMATION



- NOTES: A. Adjust C1 for a change in oscillator frequency
 - B. TLC271 Tie pin 8 to pin 7 for low bias operation
 - C. SK9504 VDS = 40 V
 - IDS = 1 AWIII
 - D. To achieve microampere current drive, the inductance of the circuit must be increased.

Figure 28. Micropower Switching Regulator



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated