
SLIS018 - SEPTMEBER 1992

- Three 7.5-A Independent Output Channels, Continuous Current Per Channel
- Low r<sub>DS(on)</sub> . . . 0.09 Ω Typical
- Output Voltage . . . 60 V
- Pulsed Current . . . 15 A Per Channel
- Avalanche Energy . . . 120 mJ

#### description


The TPIC2301 is a monolithic power DMOS array that consists of three independent N-channel enhancement-mode DMOS transistors connected in a common-source configuration with open drains.

#### schematic



#### KV PACKAGE (TOP VIEW)





The tab is electrically connected to SOURCE.

## absolute maximum ratings over operating case temperature range (unless otherwise noted)

Drain-source voltage, V <sub>DS</sub>	60 V
Gate-source voltage, V <sub>GS</sub>	±20 V
Continuous source-drain diode current	7.5 A
Pulsed drain current, each output, all outputs on, ID (see Note 1)	15 A
Continuous drain current, each output, all outputs on	7.5 A
Single-pulse avalanche energy, EAS (see Figure 4)	120 mJ
Continuous power dissipation at (or below) T <sub>A</sub> = 25°C (see Note 2)	2 W
Continuous power dissipation at (or below) T <sub>C</sub> = 75°C, all outputs on (see Note 2)	50 W
Operating virtual junction temperature range, T <sub>J</sub>	−40°C to 150°C
Operating case temperature range, T <sub>C</sub>	40°C to 125°C
Storage temperature range, T <sub>stq</sub>	–40°C to 125°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

NOTES: 1. Pulse duration = 10 ms, duty cycle = 6%

2. For operation above 25°C free-air temperature, derate linearly at the rate of 16 mW/°C. For operation above 75°C case temperature, and with all outputs conducting, derate linearly at the rate of 0.66 W/°C. To avoid exceeding the design maximum virtual junction temperature, these ratings should not be exceeded.



## **TPIC2301** 3-CHANNEL COMMON-SOURCE POWER DMOS ARRAY

SLIS018 - SEPTMEBER 1992

# electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT				
V <sub>(BR)DS</sub>	Drain-source breakdown voltage	$I_D = 1 \mu A$ ,	V <sub>GS</sub> = 0		60			V				
VTGS	Gate-source threshold voltage	$I_D = 1 \text{ mA},$	$V_{DS} = V_{GS}$		1.2	1.75	2.4	V				
V <sub>DS(on)</sub>	Drain-source on-state voltage	$I_D = 7.5 A,$	$V_{GS} = 15 V$ ,	See Notes 3 and 4		0.68	0.94	V				
Inco	Zero-gate-voltage drain current	V <sub>DS</sub> = 48 V,	V <sub>GS</sub> = 0	$T_C = 25^{\circ}C$		0.07	1	μΑ				
IDSS	2010 gate voltage drain current	VDS = 40 V,	VGS = V	T <sub>C</sub> = 125°C		1.3	10	μΑ				
IGSSF	Forward gate current, drain short circuited to source	V <sub>GS</sub> = 20 V,	V <sub>DS</sub> = 0			10	100	nA				
IGSSR	Reverse gate current, drain short circuited to source	$V_{GS} = -20 \text{ V},$	V <sub>DS</sub> = 0			10	100	nA				
	Static drain-source on-state		I <sub>D</sub> = 7.5 A,	T <sub>C</sub> = 25°C		0.09	0.125					
rDS(on)	resistance	Figures 5 and 6	ee Notes 3 and 4 and gures 5 and 6			0.15	0.21	Ω				
9fs	Forward transconductance	$V_{DS} = 15 V$ ,	$I_D = 5 A,$	See Notes 3 and 4	3.3	4.7		S				
C <sub>iss</sub>	Short-circuit input capacitance, common source					490						
C <sub>oss</sub>	Short-circuit output capacitance, common source	V <sub>DS</sub> = 25 V,	V <sub>DS</sub> = 25 V,	V <sub>DS</sub> = 25 V,	V <sub>DS</sub> = 25 V,	V <sub>DS</sub> = 25 V,	V <sub>DS</sub> = 25 V,	V <sub>DS</sub> = 25 V,	$V_{DS} = 25 \text{ V}, \qquad V_{GS} = 0, \qquad f = 300 \text{ kHz}$	285		pF
C <sub>rss</sub>	Short-circuit reverse transfer capacitance, common source					90						

# source-drain diode characteristics, $T_C = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT		
VSD	Forward on voltage			-1'/-1t 400 A/ -		0.8	1.3	V		
t <sub>rr</sub>	Reverse recovery time	Is = 7.5 A, Vns = 48 V.			V <sub>GS</sub> = 0, See Figure 1	di/dt = 100 A/μs,		200		ns
Q <sub>RR</sub>	Total source-drain diode charge	1.03 - 10 1,	ccc. iguio i			1.5		μC		

# resistive-load switching characteristics, $T_C = 25^{\circ}C$

	PARAMETER	ARAMETER TEST CONDITIONS			MAX	UNIT
td(on)	Turn-on delay time			12		
td(off)	Turn-off delay time	$V_{DD} = 25 \text{ V},  R_L = 6.7 \ \Omega,  t_{en} = 10 \text{ ns}, $ 100 $t_{dis} = 10 \text{ ns},  \text{See Figure 2}$ 43			no	
t <sub>r</sub>	Rise time				ns	
tf	Fall time			5		
Qg	Total gate charge			13.6	18	
Qgs	Gate-source charge	$V_{DS} = 48 \text{ V},  I_{D} = 2.5 \text{ A},  V_{GS} = 10 \text{ V},$ See Figure 3		8.3	11	nC
Qgd	Gate-drain charge			5.3	7	
LD	Internal drain inductance			7		nH
LS	Internal source inductance			7		ш

#### thermal resistance

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	All outputs with equal power			62.5	°C/W
R <sub>0</sub> JC	Junction-to-case thermal resistance  All outputs with equal power  One output dissipating power			1.5	°C/W	
		One output dissipating power			3.3	°C/W



NOTES: 3. Technique should limit T<sub>J</sub> – T<sub>C</sub> to 10°C maximum.

4. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Reverse-Recovery-Current Waveforms of Source-Drain Diode




Figure 2. Resistive Switching

#### PARAMETER MEASUREMENT INFORMATION





Figure 3. Gate-Charge Test Circuit and Waveform



NOTES: A. The pulse generator has the following characteristics:  $t_r \le 10$  ns,  $t_f \le 10$  ns,  $z_0 = 50$   $\Omega$ .

B. Input pulse duration  $(t_W)$  is increased until peak current IAS = 7.5 A.


Energy test level is defined as E<sub>AS</sub> = 
$$\frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2}$$
 = 120 mJ min.

Figure 4. Single-Pulse Avalanche Energy Test Circuit and Waveforms




#### TYPICAL CHARACTERISTICS

#### STATIC DRAIN-SOURCE ON-STATE RESISTANCE



#### STATIC DRAIN-SOURCE ON-STATE RESISTANCE



DISTRIBUTION OF FORWARD TRANSCONDUCTANCE




Figure 7

DRAIN CURRENT
vs
RAIN-TO-SOURCE VOLTAGE








Figure 8

#### **TYPICAL CHARACTERISTICS**















Figure 13. Resistive Switching Waveforms




#### THERMAL INFORMATION



= period

= duty cycle =  $t_W/t_C$ 



# NORMALIZED TRANSIENT THERMAL IMPEDANCE vs SQUARE-WAVE PULSE DURATION




Figure 16



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated