
- Low r<sub>DS(on)</sub> ... 0.3 Ω Typ
- High-Voltage Output . . . 60 V
- Pulsed Current . . . 8 A Per Channel
- Fast Commutation Speed

#### description

The TPIC5601 is a monolithic power DMOS array that consists of six electrically isolated N-channel enhancement-mode DMOS transistors, three of which are configured with a common source. The TPIC5601 is offered in a 20-pin wide-body surface-mount (DW) package.


The TPIC5601 is characterized for operation over the case temperature range of -40°C to 125°C.

#### **DW PACKAGE** (TOP VIEW)



NC - No internal connection

#### schematic



#### TPIC5601 3-PHASE BRIDGE POWER DMOS ARRAY

SLIS022B - MARCH 1994 - REVISED OCTOBER 1995

#### absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Drain-to-source voltage, V <sub>DS</sub>	60 V
Source-to-GND voltage (Q1, Q2, and Q3)	100 V
Drain-to-GND voltage (Q1, Q2, and Q3)	100 V
Drain-to-GND voltage (Q4, Q5, and Q6)	60 V
Gate-to-source voltage range, V <sub>GS</sub>	±20 V
Continuous drain current, each output, T <sub>C</sub> = 25°C	1.7 A
Continuous source-to-drain diode current	1.7 A
Pulsed drain current, $I_D$ , each output, $T_C = 25^{\circ}C$ (see Note 1 and Figure 15)	8 A
Single-pulse avalanche energy, E <sub>A</sub> , T <sub>C</sub> = 25°C (see Figures 4 and 16)	36 mJ
Continuous total power dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, T <sub>J</sub>	40°C to 150°C
Operating case temperature range, T <sub>C</sub>	40°C to 125°C
Storage temperature range, T <sub>stq</sub>	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms, duty cycle = 2%

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_C \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T <sub>C</sub> = 25°C	T <sub>C</sub> = 125°C POWER RATING		
DW	1125 mW	9.0 mW/°C	225 mW		



#### TPIC5601 3-PHASE BRIDGE POWER DMOS ARRAY

SLIS022B - MARCH 1994 - REVISED OCTOBER 1995

## electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V <sub>(BR)DSX</sub>	Drain-to-source breakdown voltage	I <sub>D</sub> = 250 μA,	V <sub>GS</sub> = 0	60			V
VGS(th)	Gate-to-source threshold voltage	I <sub>D</sub> = 1 mA,	V <sub>DS</sub> = V <sub>GS</sub>	1.5	1.85	2.2	V
V <sub>(BR)</sub>	Reverse drain-to-GND breakdown voltage (across D1, D2, and D3)	Drain-to-GND curren	t = 250 μA	100			V
V <sub>DS(on)</sub>	Drain-to-source on-state voltage	I <sub>D</sub> = 1.7 A, See Notes 2 and 3	V <sub>GS</sub> = 10 V,		0.51	0.6	V
VF	Forward on-state voltage, GND-to-drain	I <sub>D</sub> = 1.7 A (D1, D2, D See Notes 2 and 3	3),		7.5		٧
V <sub>F(SD)</sub>	Forward on-state voltage, source-to-drain	I <sub>S</sub> = 1.7 A, V <sub>GS</sub> = 0 (Z1, Z2, Z3, See Notes 2 and 3	Z4, Z5, Z6),		1	1.2	٧
1	Zoro goto voltogo duois ovurent	V <sub>DS</sub> = 48 V,			0.05	1	^
IDSS	Zero-gate-voltage drain current	$V_{GS} = 0$			0.5	10	μΑ
IGSSF	Forward gate current, drain short circuited to source	V <sub>GS</sub> = 16 V,	$V_{DS} = 0$		10	100	nA
IGSSR	Reverse gate current, drain short circuited to source	V <sub>SG</sub> = 16 V,	$V_{DS} = 0$		10	100	nA
lu	Leakage current, drain-to-GND	V <sub>R</sub> = 48 V	$T_C = 25^{\circ}C$		0.05	1	μΑ
likg	Leakage current, drain-to-GND	vK = 40 v	T <sub>C</sub> = 125°C		0.5	10	μΑ
r <sub>DS(on)</sub>	Static drain-to-source on-state resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 1.7 A,	T <sub>C</sub> = 25°C		0.3	0.35	Ω
103(01)	Challe didn't to obdited oil state registation	See Notes 2 and 3 and Figures 6 and 7	T <sub>C</sub> = 125°C		0.41	0.5	
9fs	Forward transconductance	V <sub>DS</sub> = 15 V, See Notes 2 and 3	I <sub>D</sub> = 1 A,	1.2	1.75		S
C <sub>iss</sub>	Short-circuit input capacitance, common source				190	240	
Coss	Short-circuit output capacitance, common source	$V_{DS} = 25 V$ ,	$V_{GS} = 0$ ,		100	125	pF
C <sub>rss</sub>	Short-circuit reverse-transfer capacitance, common source	f = 1 MHz			40	50	۳۰

NOTES: 2. Technique should limit  $T_J - T_C$  to 10°C maximum, pulse duration  $\leq 5$  ms.

## source-to-drain diode characteristics, $T_C = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
trr(SD)	Reverse-recovery time	$I_S = 1 \text{ A},  V_{GS} = 0,  V_{DS} = 48 \text{ V}$ di/dt = 100 A/ $\mu$ s, (Z1, Z2, Z3)			65		ns
Q <sub>RR</sub>	Total diode charge	See Figure 1	(21, 22, 23),		0.12		μC
t <sub>rr(SD)</sub>	Reverse-recovery time	$I_S = 1 \text{ A},  V_{GS} = 0,  V_{DS} = 48 \text{ V}$ di/dt = 100 A/ $\mu$ s, (Z4, Z5, Z6)			240		ns
Q <sub>RR</sub>	Total diode charge	See Figure 1 $(24, 25, 26)$	(Z4, Z5, Z6),		0.9		μC

## GND-to-drain diode characteristics, $T_C$ = 25°C (see schematic, D1, D2, and D3)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
t <sub>rr</sub>	Reverse-recovery time	I <sub>F</sub> = 1 A,	V <sub>DS</sub> = 48 V,		260		ns
Q <sub>RR</sub>	Total diode charge	di/dt = 100 A/μs,	See Figure 1		2.2		μC



<sup>3.</sup> These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

SLIS022B - MARCH 1994 - REVISED OCTOBER 1995

#### resistive-load switching characteristics, T<sub>C</sub> = 25°C


	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT																	
td(on)	Turn-on delay time					32	65																		
td(off)	Turn-off delay time	V <sub>DD</sub> = 25 V,	$V_{DD} = 25 \text{ V},$	$V_{DD} = 25 \text{ V},  R_1 = 25 \Omega$	$R_L = 25 \Omega$ ,	$t_{r1} = 10 \text{ ns},$		40	80	ns															
t <sub>r2</sub>	Rise time	$t_{f1} = 10 \text{ ns},$	f1 = 10 ns, See Figure 2			15	30	115																	
t <sub>f2</sub>	Fall time	1				25	50																		
Qg	Total gate charge					5	6																		
QGS	Threshold gate-to-source charge	V <sub>DS</sub> = 48 V, See Figure 3																		$I_D = 1 A$ ,	$V_{GS} = 10 V$ ,		0.5	0.6	nC
$Q_{GD}$	Gate-to-drain charge					1.9	2.3																		
L(drain)	Internal drain inductance					5		nH																	
L <sub>(source)</sub>	Internal source inductance					5		III III																	
Rg	Internal gate resistance					0.25		Ω																	

#### thermal resistance

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	All outputs with agual power	Soo Noto 4		90		°C/W
$R_{\theta JP}$	Junction-to-pin thermal resistance	All outputs with equal power,	See Note 4		27		C/VV

NOTE 4: Package mounted on an FR4 printed-circuit board with no heat sink.

#### PARAMETER MEASUREMENT INFORMATION




<sup>†</sup>I<sub>RM(REC)</sub>= maximum recovery current

Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode



#### PARAMETER MEASUREMENT INFORMATION



NOTE A: C<sub>L</sub> includes probe and jig capacitance.

Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms





Figure 3. Gate-Charge Test Circuit and Voltage Waveform

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics:  $t_f \le 10$  ns,  $t_f \le 10$  ns,  $t_O = 50 \Omega$ .

B. Input pulse duration  $(t_W)$  is increased until peak current  $I_{AS} = 8 \text{ A}$ .

Energy test level is defined as  $E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2} = 36 \text{ mJ}$ , where tav = Avalanche time


Figure 4. Single-Pulse Avalanche-Energy Test Circuit and Waveforms

#### TYPICAL CHARACTERISTICS

## **GATE-TO-SOURCE THRESHOLD VOLTAGE** JUNCTION TEMPERATURE 2.5 VGS(th) - Gate-to-Source Threshold Voltage - V 2 $I_D = 1 \text{ mA}$ 1.5 $I_D = 100 \, \mu A$ 1 -40 - 2060 80 100 120 T<sub>J</sub> - Junction Temperature - °C

Figure 5

#### STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE



#### **TYPICAL CHARACTERISTICS**

ID-Drain Current - A

ID - Drain Current - A

#### STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE

#### vs **DRAIN CURRENT** 0.9 T<sub>J</sub> = 25°C 0.8 DS(on) - Static Drain-to-Source 0.7 0.6 On-State Resistance – $\Omega$ 0.5 0.4 V<sub>GS</sub> = 10 V 0.3 V<sub>GS</sub> = 15 V 0.2 0.1 0.01 ID - Drain Current - A

Figure 7

## DISTRIBUTION OF FORWARD TRANSCONDUCTANCE




Figure 9

#### DRAIN CURRENT vs




Figure 8

#### **DRAIN CURRENT**

GATE-TO-SOURCE VOLTAGE




Figure 10



#### TYPICAL CHARACTERISTICS





Figure 11

## DRAIN-TO-SOURCE VOLTAGE AND GATE-TO-SOURCE VOLTAGE



### Figure 13

## SOURCE-TO-DRAIN DIODE CURRENT vs SOURCE-TO-DRAIN VOLTAGE




Figure 12

#### **REVERSE-RECOVERY TIME**





Figure 14




#### THERMAL INFORMATION



†Less than 0.1 duty cycle

Figure 15




‡ Non-JEDEC symbol for avalanche time.

Figure 16



#### THERMAL INFORMATION

# DW PACKAGE† NORMALIZED JUNCTION-TO-AMBIENT THERMAL RESISTANCE vs PULSE DURATION



† Device mounted on FR4 printed-circuit board with no heatsink

 $\begin{aligned} \text{NOTE A:} \quad Z_{\theta} A(t) &= r(t) \; R_{\theta} J_A \\ t_W &= \text{pulse duration} \\ t_C &= \text{cycle time} \\ d &= \text{duty cycle} = t_W / t_C \end{aligned}$ 

Figure 17



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated