
- Low r_{DS(on)} . . . 0.3 Ω Typ
- High-Voltage Output . . . 60 V
- Pulsed Current . . . 10 A Per Channel
- Fast Commutation Speed

description


The TPIC5404 is a monolithic power DMOS array that consists of four electrically isolated N-channel enhancement-mode DMOS transistors, two of which are configured with a common source.

The TPIC5404 is offered in a 16-pin thermally enhanced dual-in-line (NE) package and a 20-pin wide-body surface-mount (DW) package. The TPIC5404 is characterized for operation over the case temperature range of -40°C to 125°C.

DW PACKAGE (TOP VIEW)




NE PACKAGE (TOP VIEW)



NC - No internal connection

schematic



NOTE A: Pin numbers shown are for the DW package.

TPIC5404 H-BRIDGE POWER DMOS ARRAY

SLIS023B - MARCH 1994 - REVISED SEPTEMBER 1995

absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Drain-to-source voltage, V _{DS}	60 V
Source-to-GND voltage (Q1, Q3)	100 V
Drain-to-GND voltage (Q1, Q3)	100 V
Drain-to-GND voltage (Q2, Q4)	60 V
Gate-to-source voltage range, V _{GS}	±20
Continuous drain current, each output, T _C = 25°C: DW package	1.7 A
	2 A
Continuous source-to-drain diode current (NE package)	2 A
Pulsed drain current, each output, $T_C = 25^{\circ}C$ (see Note 1 and Figure 15)	10 A
Single-pulse avalanche energy, T _C = 25°C (see Figures 4 and 16)	21 mJ
Continuous total power dissipation	
Operating virtual junction temperature range, T _J	40°C to 150°C
Operating case temperature range, T _C	40°C to 125°C
Storage temperature range, T _{stq}	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms, duty cycle = 2%

DISSIPATION RATING TABLE

$T_C \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T _C = 25°C	T _C = 125°C POWER RATING
1389 mW	11.1 mW/°C	279 mW 415 mW
	POWER RATING	POWER RATING ABOVE T _C = 25°C 1389 mW 11.1 mW/°C



SLIS023B - MARCH 1994 - REVISED SEPTEMBER 1995

electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{(BR)DSX}	Drain-to-source breakdown voltage	I _D = 250 μA,	$V_{GS} = 0$	60			V
VGS(th)	Gate-to-source threshold voltage	$I_D = 1 \text{ mA},$	$V_{DS} = V_{GS}$	1.5	1.85	2.2	V
V _(BR)	Reverse drain-to-GND breakdown voltage (across D1, D2)	Drain-to-GND curren	t = 250 μA	100			V
V _{DS(on)}	Drain-to-source on-state voltage	I _D = 2 A, See Notes 2 and 3	V _G S = 10 V,		0.6	0.7	V
٧ _F	Forward on-state voltage, GND-to-drain	I _D = 2 A (D1, D2), See Notes 2 and 3			7.5		V
V _{F(SD)}	Forward on-state voltage, source-to-drain	I _S = 2 A, V _{GS} = 0 (Z1, Z2, Z3, Z4), See Notes 2 and 3			1	1.2	V
IDSS	Zero-gate-voltage drain current	V _{DS} = 48 V, V _{GS} = 0	T _C = 25°C		0.05	1	^
			T _C = 125°C		0.5	10	μΑ
IGSSF	Forward gate current, drain short circuited to source	V _{GS} = 16 V,	$V_{DS} = 0$		10	100	nA
IGSSR	Reverse gate current, drain short circuited to source	V _{SG} = 16 V,	$V_{DS} = 0$		10	100	nA
	Leakage current, drain-to-GND	V _R = 48 V	$T_C = 25^{\circ}C$		0.05	1	μА
llkg	Leakage current, drain-to-GND	vK = 40 v	T _C = 125°C		0.5	10	μΑ
IDC(on)	Static drain-to-source on-state resistance	V _{GS} = 10 V, I _D = 2 A,	T _C = 25°C		0.3	0.35	Ω
rDS(on)	Otatic drain to source on state resistance	See Notes 2 and 3 and Figures 6 and 7	T _C = 125°C		0.41	0.5	22
9fs	Forward transconductance	V _{DS} = 15 V, See Notes 2 and 3	I _D = 1 A,	1.6	1.9		S
C _{iss}	Short-circuit input capacitance, common source				220	275	
C _{oss}	Short-circuit output capacitance, common source	$V_{DS} = 25 V$,	$V_{GS} = 0$,		120	150	pF
C _{rss}	Short-circuit reverse-transfer capacitance, common source	f = 1 MHz			100	125	Ρ'

NOTES: 2. Technique should limit $T_J - T_C$ to 10°C maximum, pulse duration ≤ 5 ms.

source-to-drain diode characteristics, $T_C = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
trr(SD)	Reverse-recovery time	$I_S = 1 \text{ A}, V_{GS} = 0, V_{DS} = 48 \text{ V},$ di/dt = 100 A/us, (Z1 and Z3),		120		ns
Q _{RR}	Total diode charge	See Figure 1	0.12			μC
trr(SD)	Reverse-recovery time	$I_S = 1 \text{ A}, V_{GS} = 0, V_{DS} = 48 \text{ V},$ $di/dt = 100 \text{ A/}\mu\text{s}, (Z2 \text{ and } Z4),$		280		ns
Q _{RR}	Total diode charge	See Figure 1		0.9		μС

GND-to-drain diode characteristics, $T_C = 25^{\circ}C$ (see schematic, D1 and D2)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
t _{rr}	Reverse-recovery time	I _F = 1 A,	$V_{DS} = 48 \text{ V},$		260		ns
Q _{RR}	Total diode charge	di/dt = 100 A/μs,	See Figure 1		2.2		μC



^{3.} These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

resistive-load switching characteristics, T_C = 25°C


	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
td(on)	Turn-on delay time					32	65	
td(off)	Turn-off delay time	$V_{DD} = 25 \text{ V}, \qquad R_L = 25 \Omega,$ $t_{f1} = 10 \text{ ns}, \qquad \text{See Figure 2}$	$t_{r1} = 10 \text{ ns},$		40	80	20	
t _{r2}	Rise time		See Figure 2			15	30	ns
t _{f2}	Fall time					25	50	
Qg	Total gate charge					6.6	8	
Q _{gs(th)}	Threshold gate-to-source charge	$V_{DS} = 48 \text{ V}, \qquad I_{D} = 1 \text{ A},$ See Figure 3	$V_{GS} = 10 V$,		0.8	1	nC	
Q _{gd}	Gate-to-drain charge	Goo'r igaro o				2.6	3.2	
LD	Internal drain inductance					5		الم
LS	Internal source inductance					5		nΗ
Rg	Internal gate resistance					0.25		Ω

thermal resistance

	PARAMETER	PARAMETER		PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT
Pour	Junction-to-ambient thermal resistance	DW package			90		°C/W		
INθJΑ	R _{θJA} Junction-to-ambient thermal resistance	NE package	All outputs with equal power,		60		C/VV		
D	Junction-to-pin thermal resistance	DW package	See Note 4		30		°C/W		
$R_{\theta JP}$	RθJP Junction-to-pin thermal resistance				25		C/VV		

NOTE 4: Package mounted on an FR4 printed-circuit board with no heat sink

PARAMETER MEASUREMENT INFORMATION




†I_{RM} = maximum recovery current

Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode



PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes probe and jig capacitance.

Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms





Figure 3. Gate-Charge Test Circuit and Voltage Waveform

PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: $t_{\Gamma} \leq$ 10 ns, $t_{f} \leq$ 10 ns, Z_{O} = 50 Ω .

B. Input pulse duration (t_W) is increased until peak current $I_{AS} = 10$ A, where $t_{aV} = \text{avalanche time}$.

Energy test level is defined as
$$E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2} = 21 \text{ m}.$$

Figure 4. Single-Pulse Avalanche-Energy Test Circuit and Waveforms

TYPICAL CHARACTERISTICS

GATE-TO-SOURCE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE $\begin{array}{c} 2.5 \\ \hline \\ 1.5 \\ \hline \\ -40-20 \\ \end{array}$

Figure 5

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE vs




Figure 6

TYPICAL CHARACTERISTICS

D- Drain Current - A

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE

vs **DRAIN CURRENT** 0.9 T_J = 25°C 8.0 DS(on) - Static Drain-to-Source 0.7 0.6 On-State Resistance – Ω 0.5 0.4 V_{GS} = 10 V 0.3 V_{GS} = 15 V 0.2 0.1 0.01 10 ID - Drain Current - A

Figure 7

DISTRIBUTION OF FORWARD TRANSCONDUCTANCE




Figure 9

DRAIN CURRENT vs DRAIN-TO-SOURCE VOLTAGE





Figure 8

DRAIN CURRENT






Figure 10

TYPICAL CHARACTERISTICS




Figure 11

DRAIN-TO-SOURCE VOLTAGE AND GATE-TO-SOURCE VOLTAGE




Figure 13

SOURCE-TO-DRAIN DIODE CURRENT vs SOURCE-TO-DRAIN VOLTAGE




Figure 12

REVERSE-RECOVERY TIME




Figure 14



THERMAL INFORMATION

MAXIMUM DRAIN CURRENT DRAIN-TO-SOURCE VOLTAGE 100 $T_C = 25^{\circ}C$ ID - Maximum Drain Current - A 1 μs† 10 10 msT 500 μ s† DW Pkg **NE Pkg DC Conditions** 0.1 0.1 10 100 V_{DS} - Drain-to-Source Voltage - V

†Less than 0.1 duty cycle

Figure 15





Figure 16



THERMAL INFORMATION

NE PACKAGE† NORMALIZED JUNCTION-TO-AMBIENT THERMAL RESISTANCE

PULSE DURATION



† Device mounted on FR4 printed-circuit board with no heat sink


 $\begin{aligned} \text{NOTE A:} \quad Z_{\theta A}(t) &= r(t) \; R_{\theta J A} \\ t_W &= \text{pulse duration} \\ t_C &= \text{cycle time} \\ d &= \text{duty cycle} = t_W/t_C \end{aligned}$


Figure 17



THERMAL INFORMATION

DW PACKAGE† NORMALIZED JUNCTION-TO-AMBIENT THERMAL RESISTANCE vs





† Device mounted on FR4 printed-circuit board with no heat sink

NOTE A: $Z_{\theta A}(t) = r(t) R_{\theta J A}$ $t_W = \text{pulse duration}$ $t_C = \text{cycle time}$ $d = \text{duty cycle} = t_W/t_C$

Figure 18



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated