
SLIS037 - NOVEMBER 1994

- Low r_{DS(on)} . . . 0.23 Ω Typ
- High Voltage Output . . . 60 V
- Extended ESD Capability . . . 4000 V
- Pulsed Current . . . 11.25 A Per Channel
- Fast Commutation Speed

description


The TPIC1301 is a monolithic gate-protected power DMOS array that consists of six electrically isolated N-channel enhancement-mode DMOS transistors configured as three half H-bridges. Each transistor features integrated high-current zener diodes ($Z_{\rm CXa}$ and $Z_{\rm CXb}$) to prevent gate damage in the event that an overstress condition



occurs. These zener diodes also provide up to 4000 V of ESD protection when tested using the human-body model of a 100-pF capacitor in series with a 1.5-k Ω resistor.

The TPIC1301 is offered in a 24-pin wide-body surface-mount (DW) package and is characterized for operation over the case temperature range of -40°C to 125°C.

schematic



NOTE: For correct operation, no terminal pin may be taken below GND.

TPIC1301 3-HALF H-BRIDGE GATE-PROTECTED POWER DMOS ARRAY

SLIS037 – NOVEMBER 1994

absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Drain-to-GND voltage, V _{DG}	100 V
Drain-to-source voltage, V _{DS}	60 V
Output-to-GND voltage	60 V
SOURCE4, SOURCE6-to-GND voltage	60 V
Gate-to-source voltage range, V _{GS}	9 V to 18 V
Continuous drain current, each output, T _C = 25°C	
Continuous source-to-drain diode current, T _C = 25°C	2.25 A
Pulsed drain current, each output, I _{max} , T _C = 25°C (see Note 1 and Figure 15)	
Continuous gate-to-source zener-diode current, T _C = 25°C	±50 mA
Pulsed gate-to-source zener-diode current, T _C = 25°C	±500 mA
Single-pule avalanche energy, E _{AS} , T _C = 25°C (see Figures 4, 15, and 16)	17.2 mJ
Continuous total dissipation, T _C = 25°C (see Figure 15)	1.39 W
Operating virtual junction temperature range, T _J	. −40°C to 150°C
Operating case temperature range, T _C	. −40°C to 125°C
Storage temperature range	. −65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms, duty cycle = 2%



TPIC1301 3-HALF H-BRIDGE GATE-PROTECTED POWER DMOS ARRAY SLIS037 - NOVEMBER 1994

electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{(BR)DSX}	Drain-to-source breakdown voltage	I _D = 250 μA,	V _{GS} = 0	60			V
V _{GS(th)}	Gate-to-source threshold voltage	I _D = 1 mA, See Figure 5	V _{DS} = V _{GS} ,	1.5	1.75	2.2	V
V _(BR) GS	Gate-to-source breakdown voltage	IGS = 250 μA		18			V
V(BR)SG	Source-to-gate breakdown voltage	ISG = 250 μA		9			V
V _(BR)	Reverse drain-to-GND breakdown voltage (across D1 – D5)	Drain-to-GND curren	t = 250 μA	100			٧
V _{DS(on)}	Drain-to-source on-state voltage	I _D = 2.25 A, See Notes 2 and 3	V _{GS} = 10 V,		0.52	0.62	٧
VF(SD)	Forward on-state voltage, source-to-drain	I _S = 2.25 A, V _{GS} = 0 (Z1 – Z6), See Notes 2 and 3 and Figure 12			1	1.2	٧
VF	Forward on-state voltage, GND-to-drain	I _D = 2.25 A (D1-D5) See Notes 2 and 3			5		٧
Inco	Drain current-gate shorted to source	V _{DS} = 48 V,	T _C = 25°C		0.05	1	μΑ
IDSS	Drain current-gate shorted to source	$V_{GS} = 0$	T _C = 125°C		0.5	10	μΑ
IGSSF	Forward-gate current, drain short circuited to source	V _{GS} = 15 V,	$V_{DS} = 0$		20	200	nA
IGSSR	Reverse-gate current, drain short circuited to source	V _{SG} = 5 V,	V _{DS} = 0		10	100	nA
	Leakage current, drain-to-GND	\/= 0.15 - 49.\/	T _C = 25°C		0.05	1	μА
llkg	Gate shorted to source	VDGND = 48 V	T _C = 125°C		0.5	10	μΑ
IDC(an)	Static drain-to-source on-state resistance	V _{GS} = 10 V, I _D = 2.25 A,	T _C = 25°C		0.23	0.275	Ω
rDS(on)	State drain to source on state resistance	See Notes 2 and 3 and Figures 6 and 7	T _C = 125°C		0.35	0.4	32
9fs	Forward transconductance	V _{DS} = 15 V, I _D = 1.125 A, See Notes 2 and 3 and Figure 9		1.6	2.21		S
C _{iss}	Short-circuit input capacitance, common source				200	250	
C _{oss}	Short-circuit output capacitance, common source	$V_{DS} = 25 V$,	$V_{GS} = 0$,		175	220	рF
C _{rss}	Short-circuit reverse transfer capacitance, common source	f = 1 MHz,	See Figure 11		40	75	۲۰

source-to-drain and GND-to-drain diode characteristics, T_C = 25°C

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
t _{rr}	Reverse-recovery time	I _S = 1.125 A,	V _{DS} = 48 V,	Z1, Z2, and Z3		50		ns
Q _{RR}	Total diode charge	VGS = 0, See Figures 1 and 14	di/dt = 100 A/μs,	21, 22, and 23		65		nC



NOTES: 2. Technique should limit T_J – T_C to 10°C maximum.

3. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

TPIC1301 3-HALF H-BRIDGE GATE-PROTECTED POWER DMOS ARRAY SLIS037 – NOVEMBER 1994

resistive-load switching characteristics, $T_C = 25^{\circ}C$

PARAMETER		1	MIN	TYP	MAX	UNIT		
td(on)	Turn-on delay time					25	50	
td(off)	Turn-off delay time	$V_{DD} = 25 \text{ V}, \qquad R_L = 20 \Omega, \qquad t_{dis} = 10 \text{ ns}, \qquad \text{See Figure 2}$	$V_{DD} = 25 \text{ V}, \qquad R_{L} = 20 \Omega,$	$t_{en} = 10 \text{ ns},$		25	50	20
t _r	Rise time				15	30	ns	
tf	Fall time	1			7	15		
Qg	Total gate charge					6.2	7.4	
Q _{gs(th)}	Threshold gate-to-source charge	V _{DS} = 48 V, I _D = 1.125 A, See Figure 3		$V_{GS} = 10 V$,		0.7	0.8	nC
Q _{gd}	Gate-to-drain charge	gui o o	Ee i igule 3			2.4	2.9	
LD	Internal drain inductance					5		nl l
LS	Internal source inductance		·			5		nΗ
Rg	Internal gate resistance					0.25		Ω


thermal resistance

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	See Notes 4 and 7		90		°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	See Notes 5 and 7		45		°C/W
$R_{\theta JP}$	Junction-to-pin thermal resistance	See Notes 6 and 7		28		°C/W

NOTES: 4. Package mounted on an FR4 printed-circuit board with no heatsink.
5. Package mounted on a 24 in², 4-layer FR4 printed-circuit board.


- 6. Package mounted in intimate contact with infinite heatsink.
- 7. All outputs with equal power

PARAMETER MEASUREMENT INFORMATION



 $[\]dagger$ I_{RM} = maximum recovery current

Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode



NOTE A: C_L includes probe and jig capacitance.

Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION





Figure 3. Gate-Charge Test Circuit and Voltage Waveform



NOTES: A. The pulse generator has the following characteristics: $t_r \le 10$ ns, $t_f \le 10$ ns, $z_0 = 50$ Ω .

B. Input pulse duration (t_W) is increased until peak current $I_{AS} = 11.25 \text{ A}$.

Energy test level is defined as
$$E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2} = 17.2 \text{ mJ}.$$

Figure 4. Single-Pulse Avalanche Energy Test Circuit and Waveforms



STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE

JUNCTION TEMPERATURE

SLIS037 – NOVEMBER 1994

TYPICAL CHARACTERISTICS

GATE-TO-SOURCE THRESHOLD VOLTAGE

JUNCTION TEMPERATURE 2.5 VGS(th) - Gate-to-Source Threshold Voltage - V $V_{DS} = V_{GS}$ I_D = 1 mA 1.5 1 $I_D = 100 \mu A$ 0.5 -40 - 20 40 60 80 100 120 140 160 T_J – Junction Temperature – °C

DS(on) - Static Drain-to-Source 0.4





Figure 5

Figure 6

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE



- Drain Current - A

DRAIN CURRENT DRAIN-TO-SOURCE VOLTAGE




Figure 8

SEISOST - NOVEMBER 1994

TYPICAL CHARACTERISTICS

DISTRIBUTION OF FORWARD TRANSCONDUCTANCE 25 **Total Number of** Units = 2196 $V_{DS} = 15 V$ 20 I_D = 1.125 A T_J = 25°C Percentage of Units - % 15 10 5 2.030 2.180 2.210 2.300 2.060 2.120 2.150 2.240 2.270 2.360 2.090 gfs - Forward Transconductance - S

Figure 9




Figure 11




Figure 10




Figure 12



TYPICAL CHARACTERISTICS

DRAIN-TO-SOURCE VOLTAGE AND GATE-TO-SOURCE VOLTAGE

GATE CHARGE




Figure 13

REVERSE RECOVERY TIME




Figure 14

THERMAL INFORMATION

MAXIMUM DRAIN CURRENT




Figure 15

MAXIMUM PEAK AVALANCHE CURRENT

TIME DURATION OF AVALANCHE




Figure 16





[†] Less than 2% duty cycle ‡ Device mounted on FR4 printed-circuit board with no heatsink.

[§] Device mounted in intimate contact with infinite heatsink.

THERMAL INFORMATION

DW PACKAGE† JUNCTION-TO-BOARD THERMAL RESISTANCE





† Device mounted on 24 in², 4-layer FR4 printed-circuit board with no heatsink

NOTE A.
$$\begin{split} Z_{\theta B}(t) &= r(t) \; R_{\theta JB} \\ t_W &= \text{pulse duration} \\ t_C &= \text{cycle time} \\ d &= \text{duty cycle} = t_W/t_C \end{split}$$

Figure 17



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated